



Redundant SAR ADC Algorithms for Reliability Based on Number Theory

Y. Kobayashi, T. Arafune , S. Shibuya
H. Kobayashi, H. Arai



Gunma University



Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - Fibonacci Weighted SAR ADC
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Outline


- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - Fibonacci Weighted SAR ADC
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Presentation Objective

We show here
redundancy design example for reliability.



We hope that this stimulates
automotive reliability & test engineers




Research Objective

Objective

- **Development of Reliable & High-speed SAR ADC**

Our Approach

- **Redundancy search algorithm design with Number Theory**



SAR ADC : Successive Approximation Register ADC

Outline

- Objective
- **SAR ADC**
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - Fibonacci Weighted SAR ADC
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Research Background



Automotive Electronics are in spotlight



High-speed, Reliable


“SAR ADC” in microcontroller is needed



Redundancy design for error correction

Design issues 

SAR ADC Configuration



Based on
Principle of Balance



Generally use binary weight
(1, 2, 4, 8, 16, 32, 64 ...)



Binary Search SAR ADC Operation


5bit-5step SAR ADC

- Analog Input : 7.3 V
- Binary weight :

16, 8, 4, 2, 1

Left?

Right?



Step	1st	2nd	3rd	4th	5th	output
Weight $p(k)$	16	8	4	2	1	
31						31
30						30
29						29
28						28
27						27
26						26
25						25
24						24
23						23
22						22
21						21
20						20
19						19
18						18
17						17
16						16
15						15
14						14
13						13
12						12
11						11
10						10
9						9
8						8
7						7
6						6
5						5
4						4
3						3
2						2
1						1
0						0

Level

Binary Search SAR ADC Operation

5bit-5step SAR ADC

- Analog Input : 7.3 V
- Binary weight :

8, 4, 2, 1



Right



Step	1st	2nd	3rd	4th	5th	output
Weight p(k)	16	8	4	2	1	
31						31
30						30
29						29
28						28
27						27
26						26
25						25
24						24
23						23
22						22
21						21
20						20
19						19
18						18
17						17
16						16
15						15
14						14
13						13
12						12
11						11
10						10
9						9
8						8
7						7
6						6
5						5
4						4
3						3
2						2
1						1
0						0

Level

Down!

0


Binary Search SAR ADC Operation

5bit-5step SAR ADC

- Analog Input : 7.3 V
- Binary weight : 2, 1

2, 1

Left



Step	1st	2nd	3rd	4th	5th	output
Weight p(k)	16	8	4	2	1	
31						31
30						30
29						29
28						28
27						27
26						26
25						25
24						24
23						23
22						22
21						21
20						20
19						19
18						18
17						17
16						16
15						15
14						14
13						13
12						12
11						11
10						10
9						9
8						8
7						7
6						6
5						5
4						4
3						3
2						2
1						1
0						0

Level	1st	2nd	3rd	4th	5th
16					
15					
14					
13					
12					
11					
10					
9					
8					
7					
6					
5					
4					
3					
2					
1					
0					


Binary Search SAR ADC Operation

5bit-5step SAR ADC

- Analog Input : 7.3 V
- Binary weight :

$$7.3 \Rightarrow 00111 \Rightarrow 7$$

$$16 - 8 - 4 + 2 + 1 + 0.5 - 0.5 = 7$$



Step	1st	2nd	3rd	4th	5th	output
Weight p(k)	16	8	4	2	1	
31						31
30						30
29						29
28						28
27						27
26						26
25						25
24						24
23						23
22						22
21						21
20						20
19						19
18						18
17						17
16						16
15						15
14						14
13						13
12						12
11						11
10						10
9						9
8						8
7						7
6						6
5						5
4						4
3	0	0	1	1	1	3
2	0	0	1	1	1	2
1	0	0	1	1	1	1
0						0

Outline

- Objective
- SAR ADC
- **SAR ADC Redundancy Design**
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - Fibonacci Weighted SAR ADC
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

SAR ADC Redundancy Design

Redundancy

→ Surplus, Extra




Using time redundancy

- Increase Extra comparison steps
- Change reference to Non-binary voltages



Enable digital error correction!



Redundancy Design Operation(No Error)

5bit-6step SAR ADC

- Analog input : 6.3
- Redundant weight :
16, 10, 6, 3, 2, 1

Correctable expression

$$6.3 \Rightarrow 010001 \Rightarrow 6$$

$$16 - 10 + 6 - 3 - 2 - 1 + 0.5 - 0.5 = 6$$

Step	1st	2nd	3rd	4th	5th	6th	output
Weight $w(k)$	16	10	6	3	2	1	
31							31
30							30
29	0	1	0	0	0	1	29
28							28
27							27
26							26
25							25
24							24
23							23
22							22
21							21
20							20
19							19
18							18
17							17
16							16
15							15
14							14
13							13
12							12
11							11
10							10
9							9
8							8
7							7
6							6
5							5
4							4
3							3
2							2
1							1
0							0

Level

Redundancy Design Operation(One Error)

5bit-6step SAR ADC

- Analog input : 6.3
- Redundant weight :
16, 10, 6, 3, 2, 1

One expression

$$6.3 \Rightarrow 010001 \Rightarrow 6$$



Another expression

$$6.3 \Rightarrow 001111 \Rightarrow 6$$

$$16 - 10 - 6 + 3 + 2 + 1 + 0.5 - 0.5 = 6$$

Error correction

➔ High-Reliability

Step	1st	2nd	3rd	4th	5th	6th	output
Weight p(k)	16	10	6	3	2	1	
31							31
30							30
29	0	1	0	0	0	1	29
28							28
27							27
26							26
25							25
24							24
23							23
22							22
21							21
20							20
19							19
18							18
17							17
16							16
15							15
14							14
13							13
12							12
11							11
10							10
9							9
8							8
7							7
6							6
5							5
4							4
3							3
2							2
1							1
0							0
	0	0	1	1	1	1	

Misjudgment

0 0 1 1 1 1

Issues of Conventional Method

Reference Voltage Selection

1. *Difficult to select proper reference voltages*
2. *$q(k)$ must be fraction*

Uncorrectable Range

Not effective redundancy design



Good radix selection method
is needed !

Step	1st	2nd	3rd	4th	5th	6th	output
Weight $p(k)$	16	10	6	3	2	1	
31			↓				31
30							30
29							29
28							28
27							27
26							26
25							25
24							24
23							23
22							22
21							21
20							20
19							19
18							18
17							17
16							16
15							15
14							14
13							13
12							12
11							11
10							10
9							9
8							8
7							7
6							6
5							5
4							4
3							3
2							2
1							1
0							0

Level

Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- **Proposed SAR Algorithm Using Fibonacci Sequence**
 - **Fibonacci Sequence and Golden Ratio**
 - **Fibonacci Weighted SAR ADC**
 - **DAC Settling Time**
- Realization of Fibonacci DAC
- Conclusion

Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - **Fibonacci Sequence and Golden Ratio**
 - Fibonacci Weighted SAR ADC
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Fibonacci Sequence

Fibonacci Definition

$$F_0 = 0$$

$$F_1 = 1$$

$$F_{n+2} = F_n + F_{n+1} \quad (n=0,1,2\dots)$$

Example of Fibonacci number

0, 1, 1, **2**, 3, 5, **8**, 13, 21, 34, **55** ...

$\underbrace{\quad\quad}_+$
 $\underbrace{\quad\quad}_+$
 $\underbrace{\quad\quad}_+$
 $\underbrace{\quad\quad}_+$
 $\underbrace{\quad\quad}_+$



Leonardo Fibonacci
(Italy:1170-1250)

Property




The closest terms ratio : **“Golden Ratio”**
(about 1.62)

$$\lim_{n \rightarrow \infty} \frac{F_n}{F_{n-1}} = 1.618033988749895$$

Fibonacci Numbers

0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144...



We can see Fibonacci numbers in nature, especially in plants.



Golden Ratio

Golden Ratio : $\lim_{n \rightarrow \infty} \frac{F_n}{F_{n-1}} = 1.618033988749895 = \varphi$

The most beautiful ratio



Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - **Fibonacci Weighted SAR ADC**
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion


Use of Fibonacci Sequence

Use of Binary



Binary Weighted (Radix=2)

Radix : Decision weighted number



Change weighted

Use of Fibonacci



Fibonacci Weighted (Radix=1.62)

Realize 1.62 weighted by using only integer

Correction of Fibonacci Redundancy Design

Fibonacci sequence SAR ADC

**Found out properties
of two points !**

1. *Correctable range $q(k)$ is
always Fibonacci number F_{M-k-1} .*
2. *$q(k)$ is exactly in contact $q(k+1)$
without overlap.*

Step	1st	2nd	3rd	4th	5th	6th	7th
Weight $p(k)$	16	8	5	3	2	1	1
33							
32							
31							
30							
29							
28							
27							
26							
25							
24							
23							
22							
21							
20							
19							
18							
17							
16							
15							
14							
13							
12							
11							
10							
9							
8							
7							
6							
5							
4							
3							
2							
1							
0							
-1							
-2							

Correction of Fibonacci Redundancy Design

Fibonacci sequence SAR ADC

**Found out properties
of two points !**

- Correctable range $q(k)$ is
always Fibonacci number F_{M-k-1} .**
- $q(k)$ is exactly in contact $q(k+1)$
without overlap.*

Step	1st	2nd	3rd	4th	5th	6th	7th
Weight $p(k)$	16	8	5	3	2	1	1
33					↓		
32				↕			
31				↕			
30			↕		↕		
29			↕		↕		
28			↕		↕		
27			↕		↕		
26		↕		↕			
25		↕		↕			
24		↕		↕			
23		↕		↕			
22		↕		↕			
21		↕		↕			
20	↕	↕		↕			
19	↕	↕		↕			
18	↕	↕		↕			
17	↕	↕		↕			
16	↕	↕		↕			
15	↕	↕		↕			
14	↕	↕		↕			
13	↕	↕		↕			
12	↕	↕		↕			
11	↕	↕		↕			
10	↕	↕		↕			
9	↕	↕		↕			
8	↕	↕		↕			
7	↕	↕		↕			
6	↕	↕		↕			
5	↕	↕		↕			
4	↕	↕		↕			
3	↕	↕		↕			
2	↕	↕		↕			
1	↕	↕		↕			
0	↕	↕		↕			
-1	↕	↕		↕			
-2	↕	↕		↕			

Level

Correction of Fibonacci Redundancy Design

Fibonacci sequence SAR ADC

Found out properties
of two points !

1. *Correctable range $q(k)$ is always Fibonacci number F_{M-k-1} .*
2. *$q(k)$ is exactly in contact $q(k+1)$ without overlap.*

Step	1st	2nd	3rd	4th	5th	6th	7th
Weight $p(k)$	16	8	5	3	2	1	1
33					↓		
32				↕			
31				↕			
30			↕		↕		
29			↕		↕		
28			↕		↕		
27			↕		↕		
26		↕		↕			
25		↕		↕			
24		↕		↕			
23		↕		↕			
22		↕		↕			
21		↕		↕			
20	↕	↕	↕	↕	↕		
19	↕	↕	↕	↕	↕		
18	↕	↕	↕	↕	↕		
17	↕	↕	↕	↕	↕		
16	↕	↕	↕	↕	↕		
15	↕	↕	↕	↕	↕		
14	↕	↕	↕	↕	↕		
13	↕	↕	↕	↕	↕		
12	↕	↕	↕	↕	↕		
11	↕	↕	↕	↕	↕		
10	↕	↕	↕	↕	↕		
9	↕	↕	↕	↕	↕		
8	↕	↕	↕	↕	↕		
7	↕	↕	↕	↕	↕		
6	↕	↕	↕	↕	↕		
5	↕	↕	↕	↕	↕		
4	↕	↕	↕	↕	↕		
3	↕	↕	↕	↕	↕		
2	↕	↕	↕	↕	↕		
1	↕	↕	↕	↕	↕		
0	↕	↕	↕	↕	↕		
-1	↕	↕	↕	↕	↕		
-2	↕	↕	↕	↕	↕		

Level

Correction of Fibonacci Redundancy Design

Fibonacci sequence SAR ADC

Found out properties of two points !

1. *Correctable range $q(k)$ is always Fibonacci number F_{M-k-1} .*
2. *$q(k)$ is exactly in contact $q(k+1)$ without overlap.*



Golden ratio covers wide input range by minimum extra comparison steps.



The most efficient design !

Step	1st	2nd	3rd	4th	5th	6th	7th
Weight $p(k)$	16	8	5	3	2	1	1
33					↓		
32				↕			
31				↕			
30			↕		↕		
29			↕		↕		
28			↕		↕		
27			↕		↕		
26		↕		↕			
25		↕		↕			
24		↕		↕			
23		↕		↕			
22		↕		↕			
21		↕		↕			
20	↕	↕	↕	↕	↕		
19	↕	↕	↕	↕	↕		
18	↕	↕	↕	↕	↕		
17	↕	↕	↕	↕	↕		
16	↕	↕	↕	↕	↕		
15	↕	↕	↕	↕	↕		
14	↕	↕	↕	↕	↕		
13	↕	↕	↕	↕	↕		
12	↕	↕	↕	↕	↕		
11	↕	↕	↕	↕	↕		
10	↕	↕	↕	↕	↕		
9	↕	↕	↕	↕	↕		
8	↕	↕	↕	↕	↕		
7	↕	↕	↕	↕	↕		
6	↕	↕	↕	↕	↕		
5	↕	↕	↕	↕	↕		
4	↕	↕	↕	↕	↕		
3	↕	↕	↕	↕	↕		
2	↕	↕	↕	↕	↕		
1	↕	↕	↕	↕	↕		
0	↕	↕	↕	↕	↕		
-1	↕	↕	↕	↕	↕		
-2	↕	↕	↕	↕	↕		

Level

$q(1)$

$q(2)$

$q(3)$

$q(4)$

$q(5)$

Comparison with Other Radix Methods

5bit SAR ADC

Conventional method

Radix=1.7

Radix is **bigger** than 1.62

➔ **separated**

Proposed method

1.62




Standard !

Conventional method

1.55

Radix is **smaller** than 1.62

➔ **overlapped**



Outline


- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - Fibonacci Weighted SAR ADC
 - **DAC Settling Time**
- Realization of Fibonacci DAC
- Conclusion

Internal DAC Output Settling Time


Settling Time

*Transition time
from k -th step voltage
to next step voltage*

Left? or **Right?**




**Comparator
Thinking!!**



Internal DAC Incomplete Settling


Shorten AD Conversion time




Reduction of AD Conversion Time

5bit SAR ADC


Binary search




Conventional Redundant search



Fibonacci search



Comparison of SAR AD Conversion Time




At fixed clock,

Fibonacci → the shortest AD conversion time !!

Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - Fibonacci Weighted SAR ADC
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion


Binary SAR ADC Configuration



**Generally use binary weight
(1, 2, 4, 8, 16, 32, 64 ...)**




Fibonacci SAR ADC Configuration



**Change to Fibonacci weight
(1, 1, 2, 3, 5, 8, 13 ...)**



Fibonacci SAR ADC Configuration



Problem

Changing to Fibonacci weight...

- More complex
- More large-scale than conventional.

Change to Fibonacci weight
(1, 1, 2, 3, 5, 8, 13 ...)



Binary and Fibonacci DACs

Binary

R-2R resistor ladder

⇒ Generate binary voltage




Change all resistors to R

Proposal


R-R resistor ladder

⇒ Generate Fibonacci voltage

Realize Fibonacci DAC
by using simple circuit !




R-2R resistor ladder




R-R resistor ladder

Principle of Fibonacci Voltage Generation

Divides current into **Fibonacci ratio** in each node



Principle



$$I_{n+2} = I_{n+1} + I_n$$




$$F_{n+2} = F_{n+1} + F_n$$

Proposal of R//R Fibonacci DAC

R-R resistor ladder

Generate
Fibonacci voltage
of **odd** term




Change terminal resistors to
parallel resistors


Proposal

R-R resistor ladder with terminations of R//R

Generate
Fibonacci voltage
of **even** term



Fibonacci DAC Architecture



Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 - Fibonacci Sequence and Golden Ratio
 - Fibonacci Weighted SAR ADC
 - DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Conclusion


- Propose redundant SAR ADC design methods
- Get important properties by using Fibonacci sequence
 - **Reliable**
Correctable difference covers wide input range
 - **Shortest SAR AD Conversion**
Conversion time is the shortest in a fixed clock
 - **Radix-Standard**
Golden ratio φ establish radix standard
- Propose beautiful DAC structures which generate Fibonacci voltages.



Hope that these will contribute to automotive applications !

Appendix


Configuration of Redundancy SAR ADC



SAR ADC circuits consist of mostly digital circuit.

Chip of Redundancy SAR ADC

(0.18um CMOS 2.5mm x 2.5mm)



Additional circuits
are very small !!

Temporal vs Spatial Redundancy

- Temporal redundancy


- Spatial redundancy

SAR ADC

with 3 comparators [1]

- I have a feeling

temporal redundancy is more effective.



[1] M. Hotta, M. Kawakami, H. Kobayashi, et. al.,
"SAR ADC Architecture with Digital Error Correction",
IEEJ Trans. Electrical and Electronic Eng. (Nov. 2010).

Redundancy vs Testing


- Robust design makes its testing difficult.
- Redundancy hides defects in DUT.




Testing of redundant systems is a challenge.

Silver Ratio


Silver Ratio : $\frac{\sqrt{2}}{1} = 1.414 \dots$




Golden ratio
1 : 0.618



Silver ratio
1 : 1.414



1 : 1.414




曲尺




1.414

1



LSI Scaling vs. Silver Ratio

LSI Scaling Rule



Silver Ratio Weight

N bit M step SAR ADC

Weights $p(k)$

$p(M)$	=1		
$p(M-1)$	=1) $\times 1$) $\times \sqrt{2}$
$p(M-2)$	=1		
$p(M-3)$	=2) $\times 2$) $\times \sqrt{2}$
$p(M-4)$	=2		
$p(M-5)$	=4) $\times 1$) $\times \sqrt{2}$
$p(M-6)$	=4		
$p(M-7)$	=8) $\times 2$) $\times \sqrt{2}$
$p(M-8)$	=8		
$p(M-9)$	=16		
$p(M-10)$	=16		

For 2 steps, 2 times ($r^2 = 2$)

||

For 1 step, $\sqrt{2}$ times ($r = \sqrt{2}$)



Pseudo radix $\sqrt{2}$ weight

“Silver ratio”


Silver Ratio Weight SAR ADC

5bit 8step SAR ADC

Step	1st	2nd	3rd	4th	5th	6th	7th	8th	output
Weight $p(k)$	16	4	4	2	2	1	1	1	
31					$q(5)$	$q(6)$			31
30									30
29			$q(3)$	$q(4)$					29
28									28
27									27
26									26
25									25
24	$q(1)$	$q(2)$							24
23									23
22									22
21									21
20									20
19									19
18									18
17									17
16									16
15									15
14									14
13									13
12									12
11									11
10									10
9									9
8									8
7									7
6									6
5									5
4									4
3									3
2									2
1									1
0									0

Level

SAR ADC Speed Comparison



For 3 kinds of clocks, the silver ratio SAR ADC is the fastest !

Number theory for Engineering



*“Number theory is
the queen of mathematics”
Carolus Fridericus Gauss*

Past Number theory

Beautiful and Mysterious
was NEVER practical

Carolus Fridericus Gauss **Current Number theory**
(1777-1855)

used information communication processing
➔ good match to digital technology

**Number theory application for ADC/DAC is a frontier.
There are great chances for new discovering !**



**Kobayashi
Laboratory**