

Akira Matsuzawa

Tech Idea Co., Ltd. Tokyo Institute of Technology



Abstract

- I will discuss low power LSI design featuring low power ADC design.
- Power break through often made new applications and markets, such as watch-like cellular phone, handy digital camera, and on-board DVD in note PC. Current and future big market must be the IoT systems.

2

- Logic circuit has progressed from fast but power hungry CML to CMOS that doesn't consume any static power and no relation between speed and consumed energy. Small capacitance and low voltage operation are the key.
- ADC plays an important role for all electrical systems, however unlike logic circuits; accuracy, distortion, and noise should be considered. Furthermore, these factors have tough tradeoff against low energy operation and conventionally uses OPamps that need static current.
- CMOS technology that had been regarded as not suitable for ADC application due to large mismatch, however conquered it by using capacitance to realize S/H and to absorb mismatch voltage.
- Recent advanced ADC uses dynamic CMOS circuit and more aggressively replaces conventional amplifier.

Contents

3

- Low power digital LSI design
- Progress of video-rate ADC
 History of video-rate ADC
- Advanced ADC design
 - Mismatch limited ADC: Flash ADC
 - -Thermal noise limited ADC SAR ADC and SAR+Delta-Sigma ADC



Low power digital LSI design

Progress of logic circuit and devices

5

Pursuina Excellence

ΓΟΚΥΟ

Logic circuit and device have been progressed to no static current for low power consumption



Feature of CMOS logic circuit

Large dynamic current is needed to reduce logic delay. *Pursuing Excellence*However lost energy is not determined by the current, but electrical energy.
This means CMOS can realize high speed and low energy circuit.

No static current can realize low power circuit, basically.

6

ΤΟΚ



Low power digital LSI design

Power dissipation can be reduced to 1/10

Clock circuit (Flip Flop) consumes power of 75% of total P_d in this LSI.

7

TECH

Pursuing Excellence

TOKYO



Reconsider Flip Flop circuits

We can reduce power consumption by reconsidering F/F circuit.

P_d of 1/2 or 1/3 is possible

8

ΤΟΚΥΟ ΤΙΕΓΗ



DSP with adaptive supply voltage control / 9

We developed low power DSP using adaptive supply voltage control technique that was early work of DVFS technique

S. Sakiyama and A. Matsuzawa, Symp. on VLSI Circuits 1997



Adaptive supply voltage

Supply voltage can be reduced with the reduction of clock freq." This makes more aggressive power reduction.

10

ΓΟΚΥΟ



Find minimum operating voltage

11

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence

Feedback loop can find minimum operating voltage by using replica delay that satisfies required T_{pd} for critical path in the DSP.



World's first watch-like cellular phone / 12

We developed the world's first watch-like cellular phone using developed low power DSP

This cellular phone was used in Nagano winter Olympic game (1998)

12mW @20MHz 0.35um DSP





World's first watch-like cellular phone

ΤΟΚΥΟ ΤΕCΗ

Pursuina Excellence

Wireless PDA with ambient energy

13

ΤΟΚΥΠ

We developed wireless PDA using FD-SOI that can operate with ambient energy. This is an early work for IoT.





Progress of video-rate ADC

History of video-rate ADC

Progress of video-rate ADC

15

Module

- NO precision monolithic IC technology
- Flash: Bipolar technology
 - Only bipolar has low mismatch voltage
 - CMOS has large mismatch voltage
- Two-step flash: **Bi-CMOS** technology
 - Two-step flash can reduce power, but needs S/H
 - CMOS S/H + Bipolar comparator
- Two-step flash: CMOS technology
 - Chopper inverter comparator can realize high precision
 - comparator and also S/H circuit
 - Capacitive interpolation method reduce error and power more
- Gate-weighted interpolated flash: CMOS technology
 - Gate-weighted linear region MOS + dynamic flip/flop (No static current)

Development start for digital TV&VTR

In 1979, Panasonic (松下電器) succeeded in development of 6 hour VHS and became world's No.1 VTR supplier. The video equipment used high level analog technology. The development project for digital TV& VTR has started.



With my friends in 1979, Central research Lab. In Panasonic



16

ΤΟΚΥΟ

Panasonic VHS Video NV-6000, 1979

Video-rate ADC at 40 year before

Video-rate ADC was very expensive and power hungry module when I started development of video-rate ADC IC in 1980.

There was no monolithic video-rate 10b ADC at that time

10bit 14.3MHz ADC

Almost same price as a small car!



10,000 USD 20W 17

Analog Devices Inc.

The world's first video-rate 10bit ADC

We developed the world's first video-rate 10bit ADC IC using bipolar technology

Price and lower dissipation are reduced by 1/10

The ADC was used in professional digital TV and video systems

T. Takemoto and A. Matsuzawa, JSC, pp.1133-1138, 1982.



IR100 Award

ΤΟΚΥΠ

18



Why Bipolar, not CMOS?

Only bipolar can satisfy the target of mismatch voltage. Pursuing Excellence



19

ΤΟΚΥΟ ΤΕΓΗ

Two step flash ADC

20

ΤΟΚ Pursuina Excellence Can be reduced by 1/16, but needs S&H 1st conversion Bipolar can't realize S&H, due to base current 12 (3) Circuit size **D=4+1=5** $n = 2^{M} + 2^{N-M} \rightarrow 2^{\left(1+\frac{N}{2}\right)} @ M = \frac{N}{2}$ 8 (2) 2nd conversion 10bit Flash ADC: 2¹⁰=1024 3 2 4 (1) Signal 10bit two step ADC: 2⁶=64 0 0 (0)

Bi-CMOS two step ADC

Bi-CMOS technology can realize MOS input OPamp for sample and hold to realize two step flash ADC.

10b, 30MSps, 800mW

21

ΓΟΚΥΟ ΤΙΕΓΗ

Pursuing Excellence



チップ写真

Original AD conversion technique: Interpolation / 22

ΓΠΚ

Pursuina Excellence

Multi-step conversion can reduce circuit size and power consumption However, apt to cause large conversion error, due to stringent matching between the coarse conversion and fine conversion.

1st: Coarse conversion

Fixed scale causes conversion error



Interpolation

23

Interpolation can realize smooth connection between 1st and 2nd Pursuing Excellence conversion area, as a result, small DNL can be achieved.



Mathematical expression of interpolation

24

TDK

Pursuina

Addition of weighted two signal makes internal division point. Using this method, we can realize A/D conversion without reference voltage



And sum them

Our proposed interpolation techniques

- •Resistive interpolation: using resistors
- Capacitive interpolation : using capacitors
- Gate weighed interpolation: conductance of linear region
- •Time interpolation: using delay elements

CMOS comparator

25

Pursuing Excellence

ΤΟΚΥ

CMOS comparator (33 year ago) had not good performance to the bipolar comparator. Mismatch was 20 times larger and consumed large power. Conventionally larger size is needed to reduce the mismatch.



Invention of CMOS chopper inverter comparator realized wing Excellence high resolution and low power CMOS ADC.

26



Ultra low power Video-rate 10b CMOS ADC 27

ΤΟΚΥΟ ΤΙΕΓΗ The ADC demonstrated superiority of CMOS technology in ADC. Since then, all ADCs use CMOS technology and no use of bipolar. Consumed energy is 1/8 to other ADCs. FoM of ADC was invented to show the significance of this development.

K. Kusumoto and A. Matsuzawa ISSCC '93, JSC 1993.



CMOS 10b, 20MS/s, **30mW**

Pursuing Excellence



Capacitive interpolation

Chopper comparator had a accuracy limitation of **8bit**. *Pursuing Excellence* We invented capacitive interpolation and realized ultra low power CMOS video-rate **10bit** ADC **Absorb mismatch**



28

Early stage mixed signal LSI

Success of CMOS video-rate ADC triggered the development of mixed signal LSI for portable AV equipment; Handy digital video.

This paper triggered the low power electronics

<u>A. Matsuzawa</u>, "Low-Voltage and Low-Power Circuit Design for mixed Analog/Digital Systems in Portable Equipment," IEEE Journal of Solid-State Circuits, Vol.29, No.4, pp.470-480, 1994.

6b Video ADC Digital Video filter

Digital image stabilizer

System block diagram







A. Matsuzawa

29

ΤΟΚΥΟ ΤΙΞΕΗ

High speed digital signal processing for DVD

30

Error rate in DVD recorder is quite high due to low SNR High speed DSP is needed for waveform equalizer and error correction This means an ultra-high speed (400MS/s) ADC is required.



Development of high speed CMOS ADC

Huge power reduction is needed to realize consumer products

31

ΤΟΚΥΟ ΤΕΕΗ



Gate weighted interpolation with dynamic comparator 32

Interpolation is realized using the additivity of drain conductance in Pursuing Excellence MOS linear region. Very low power due to dynamic action of MOS Latch. Input referred mismatch can be reduced using distributed pre-amplifiers.





The effect of Fully integrated SoC

Developed fully integrated SoC can reduce the # of components drastically. It contributed increase of performance and reliability, reduction of product cost and system space. It enabled on-board DVD system in note PC.

DVD Recorder

SoCs for DVD shipped **520 M chips** and the total sales is **2.5 Billion USD**.

'2000 Model (before SoC)



'2003 Model (after SoC)



A. Matsuzawa

ΓΟΚΥΠ

SoC: System on a Chip



Advanced ADC design

Discussion in recent low power and high performance ADC design

Typical ADC architectures ³⁶ 36 ΤΟΚΥΟ ΤΙΞΕΗ **Pursuing Excellence** Flash, SAR, Pipelined, and $\Delta\Sigma$ are the major ADC architectures $\mathbf{D}_{\mathsf{out}}$ Comps. Stage 1 Stage 2 Stage m 0 \mathbf{V}_{in} Encoder $\mathbf{D}_{1}^{\mathbf{V}}$ \mathbf{D}_{m+1} Comps D_2 \mathbf{D}_{m} Unit stage V_{in} (Comp.) ADC DAC $-0V_{RB}$ Amp. (a) Parallel (Flash) CDAC. D \downarrow Comp. (c) Pipelined $\mathbf{D}_{\mathrm{out}}$ $\mathbf{D}_{\mathsf{out}}$ V_{in} $\overline{2^m}$ 4 $\mathbf{2}$ Integrators ADC V_R SAR logic C. \mathbf{V}_{in} DAC (d) ΔΣ (b) Successive Approximation Register (SAR)

A. Matsuzawa, Tech Idea
ADC architecture and performance 37 **Ilence** SAR ADC and $\Delta\Sigma$ ADC are the dominant architecture For the sensor applications 100G Interleaved SAR 10G Conversion frequency (Hz) 1kHz<f_c<10MHz 1G Flash Pipe 10μV<V_n<200μV 100M **Sensor applications** 10bit<N<18bit **10M 1M** 100k SAR ΔΣ 10k 1k 100 8 12 14 16 18 20 6 10 4 **Resolution (bit)** A. Matsuzawa, Tech Idea

Basic idea for advanced ADC design / 38

Pursuing Excellence

Challenge to design of ADC circuit like CMOS logic

No or less static current, minimum capacitance. Power should be proportional to clock frequency.



Advanced ADC design

39 TOKYOTIECH Pursuing Excellence

- Mismatch limited ADC architecture: flash ADC
 - Use dynamic comparator
 - Transistor and circuit should be small as possible
 - Mismatch increase with decreasing transistor size
 - Compensate mismatch by digital calibration method
- Thermal noise limited ADC architecture: SAR
 - Use minimum capacitance determined by thermal noise
 - Use no or less static current circuit
 - Compensate capacitance and MOS mismatch by digital calibration
 - Use low-noise dynamic comparator
 - Delta-sigma method should be used for further noise reduction
 - Open-loop integrator with dynamic amplifier can realize low energy and high speed complete integrator



Mismatch limited ADC: Flash ADC

Developing baseband SoC 41 ΤΟΚΥΟ ΤΙΞΕΗ Developed chip for 60GHz transceiver integrating ADC^{Pursuing Excellence} DAC, VGA, and PLL, using 40nm CMOS technology. K. Okada and A. Matsuzawa, et al., RX: 300mW, TX: 110mW **ISSCC 2012.** 40nm CMOS technology ADC 5b, 2.3GSps, 12mW/ch 0.22 mm 3 mm 0.25 lch Digital PLL Qch RAM RAM and the second second 3 mm A. Matsuzawa

Analog Baseband : ADC



42

ΤΟΚΥΟ ΤΙΞΕΗ

Flash ADC design

43

Pursuing Excellence

TOKYO

Offset mismatch determines the effective resolution.

Thermal noise can be neglected because of low resolution.



44

Small area is required to educe energy, but increases mismatcher Therefor, (digital) mismatch reduction technique should be applied



Mismatch compensation for the dynamic comparator45

ΤΟΚΥΠ

TEFF

Mismatch can be compensated by capacitance or current





Y. Asada, K. Yoshihara, T. Urano, M. Miyahara and A. Matsuzawa,

"A 6bit, 7mW, 250fJ, 700MS/s Sub-ranging ADC" A-SSCC, pp. 141-144, Nov. 2009. A. Matsuzawa





M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008.



Thermal noise limited ADC: SAR ADC



S. Lee, A. Matsuzawa, et al., SSDM 2013

Sampling rate vs. power dissipation \int_{50}^{50}



A. Matsuzawa, Tech Idea

Rapid energy decrease of SAR ADC

Conversion energy of SAR ADC has decreased rapidly ung Excellence 1/1000 has been achieved in recent 12 years.

51





SNDR vs. Ew

Theoretical trend has good agreement with experimental data Consumed energy is proportional to SNR SNR(dB)-190 10 $E_{w} = 10^{4}$ (J)1.E+07 Ο **ISSCC 2018** \times Ο 0 1.E+06 **VLSI 2018** \bigcirc ISSCC 1997-2017 Ο Ο

53



SAR ADC

TOKYO TIECH Pursuing Excellence

54

SAR ADC can be composed with no circuit that flows static current



To address capacitor mismatch

55



Use of MOM capacitor

56

ΤΟΚΥΟ ΤΙΕΓΗ

MOM capacitor uses the capacitance between the lateral interconnection. The capacitor density can be increased by technology scaling. Smaller occupied area (same C) can be expected by technology scaling. Furthermore, parasitic capacitance can be controlled.



Effect of comparator noise to SAR ADCs

57

ΤΟΚΥΟ

A comparator has noise and this results in conversion error. Comparator noise determines SNR of SAR ADC



Invention of low noise dynamic comparator

We invented low noise dynamic comparator.

10 bit is a max. resolution when using conventional comparator But this comparator can realize 12 bit resolution.

This paper has been cited more than 200 and becomes major comparator



Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008. Masaya Miyahara, and Akira Matsuzawa, "A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC," A-SSCC, 5-3, pp. 141-144, Taiwan, Taipei, Nov. 2009.

A. Matsuzawa

Pursuing Excellence

ΤΟΚΥΟ

Dynamic comparator

A dynamic comparator is widely used to reduce static power.

The difference in input voltages causes a difference in discharging speed.

59

ΤΙΞΓΙ-Ι

TOKYO

2



0

Setup-Hold Time," ISSCC Dig. of Tech. Papers, pp.314-315, Feb., 2007.



A. Matsuzawa," IEEE 8th International Conference on ASIC(ASICON), pp. 218-221, Oct. 2009.

Match with noise simulation

The derived equation has a good match with simulation.

$$\delta V_{in}^2 = \frac{4kTV_{eff}^2}{a^2 C_L V_{dd}^2} \left(a\gamma \frac{V_{dd}}{V_{eff}} + 1\right)$$





61

ΤΟΚΥΟ ΤΙΕΓΗ

Pursuing Excellence

Scalable P_d of SAR ADC

Pd of SAR ADC is proportional to the sampling frequency.^{mgExcellence} This nature is very suitable for IoT applications. Very low power when the sampling frequency is low.



A. Matsuzawa

62

ΤΟΚΥΟ ΤΙΕΓΗ



Thermal noise limited ADC: SAR+DS ADC

SAR+DS ADC using open-loop complete integrator with dynamic amplifiers

M. Miyahara, A. Matsuzawa, CICC, 2-1, May. 2017.

Hybrid ADCs

Recent ADC development trend is a hybrid architecture based on SAR ADC



SAR Pipeline ADC

64

Pursuing Excellence

ΤΟΚ

SAR + Delta-Sigma ADC

65







Proposed dynamic amplifier

TOKYD TIECH Pursuing Excellence

68

Dynamic amplifier does not require static current Ultimate low power, it consumes just wasted charge



Dynamic Amplifier Design

TOKYD TIECH Pursuing Excellence

69 69

- No DC current and No timer
- Gain controllable 1.5x~4.5x, 5bit resolution



A. Matsuzawa, Tech Idea

Dynamic amp. vs. OPamp.

An OPamp-less integrator achieves 50~90% power reduction

⁷⁰ 70

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence



A. Matsuzawa, Tech Idea

Chip photo



- 65nm 9M1P CMOS technology
- Chip area of 0.08mm²

400 µm



FFT Spectrum

High SNDR of 84dB (V_n =24 μ V) is achieved

⁷² 72

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence


Clock scalability

⁷³ 73

Pursuing Excellence

ΤΟΚ

FoMs > 170 dB for different sampling rates of 2.5 - 25 MS/s. Power of the dynamic amplifier is clock scalab



A. Matsuzawa, Tech Idea

Performance Summary

The ADC has achieved high FoMs at the highest sampling rat

⁷⁴ 74

TOK

	This Work			VLSI		ISSCC	ISSCC
				2016 [3]		2016 [1]	2014 [2]
Architecture	NS SAR			NS SAR		NS SAR	NS SAR
Process [nm]	65			28		55	65
Active Area [mm ²]	0.08			0.116		0.072	0.18
Supply [V]	1.0			1.55/0.75	1.8/1.1	1.2	0.8
Sampling rate [MS/s]	2.5	10	25	0.1	1.0	1.0	0.128
BW [kHz]	62.5	250	625	2	20	4	16
SFDR [dB]	88.3	96.5	89.9	111.8	108.0	105.1	86.9
SNR [dB]	84.3	84.2	82.2	98.57	94.44	96.8	-
SNDR [dB]	82.3	83.4	80.4	97.99	93.95	96.1	76.1
Power [µW]	66.3	257.8	630.2	37.1	493.1	15.7	1.37
FoM [dB]	172.0	173.3	170.4	175.3	170.0	180.0	176.8

Recent noise shaping SAR ADC

A. Matsuzawa, Tech Idea

Performance

Highest FoMs and lowest FoMw from 50kS/s to 500kS/s

75

ΤΟΚΥΟ ΤΙΕΕΗ

High SNDR of 83dB at 625KS/s P_d of 630uW was obtained



Summary

76

- Power break through often made new applications and markets. Current and future big market must be IoT systems.
- CMOS is ultimate logic circuit that doesn't consume any static power and no relation between speed and consumed energy.
 Small capacitance and low voltage operation are the key.
- ADC should consider accuracy, distortion, and noise. Furthermore, these factors essentially have tough tradeoff against low energy operation.
- CMOS technology conquered many drawbacks by using capacitance to realize S/H and to absorb mismatch voltage. Furthermore, CMOS enables use of digital compensation.
- Recent advanced ADC uses dynamic CMOS circuit more aggressively replaces conventional amplifier.