

S23-1 Analog Circuits III10:15-10:45 AMOct. 28, 2016 (Fri)



2016 IEEE 13th International Conference on Solid-State and Integrated Circuit Technology

Oct. 25- Oct.28, 2016 White Horse Lake Jianguo Hotel, Hangzhou, China

Analog / Mixed-Signal Circuit Design Based on Mathematics



Haruo Kobayashi Haijun Lin

Gunma University, Japan Xiamen University of Technology, China



Gunma University Kobayashi Lab

- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
- Conclusion

• <u>Statement of This Paper</u>

- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
- Conclusion

Our Statement

Beautiful mathematics

good analog/mixed-signal circuit

Besides transistor level design

- Control theory
- Number theory
- Statistics
- Coding theory
- Modulation
- Signal processing algorithm

Enhance analog/mixed-signal circuit performance

Statement of This Paper

Analog Circuit Design based on Mathematics

- Control Theory and Operational Amplifier Design
- Complex Signal Processing and Analog Filter
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
- Conclusion

Statement of This Paper

Analog Circuit Design based on Mathematics

- Control Theory and Operational Amplifier Design
- Complex Signal Processing and Analog Filter
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
- Conclusion

Control Theory and Operational Amplifier Design

Our proposal

For

Analysis and design of operational amplifier stability

Use

Routh-Hurwitz stability criterion

- Popular in control theory
- Not in circuit design

We can obtain Explicit stability condition for circuit parameters (which can NOT be obtained only with Bode plot).

[1] J. Wang, H. Kobayashi, et. al., "Analysis and Design of Operational Amplifier Stability Based on Routh-Hurwitz Method", IEEE ICSICT (Oct. 2016).

Routh-Hurwitz Stability Criteria

• Transfer function of closed-loop system $G(s) = \frac{A(s)}{1 + fA(s)} = \frac{N(s)}{D(s)}$

Suppose

 $N(s) = b_m s^m + b_{m-1} s^{m-1} + \dots + b_1 s + b_0$ $D(s) = a_n s^n + a_{n-1} s^{n-1} + \dots + a_1 s + a_0$







J. Maxwell

A. Stodola

System is stable if and only if Maxwell and Stodola found out !!
 real parts of all the roots s_p of the following are negative:

Characteristic equation $D(s) = a_n s^n + a_{n-1} s^{n-1} + \dots + a_1 s + a_0 = 0$

To satisfy this, what are the conditions for $a_n, a_{n-1}, \dots a_1, a_0$?

Routh and Hurwitz solved this problem independently !!

Amplifier Circuit and Small Signal Model

Open-loop transfer function from small signal model

$$A(s) = \frac{v_{out}(s)}{v_{in}(s)} = A_0 \frac{1 + b_1 s}{1 + a_1 s + a_2 s^2}$$

$$b_1 = -\frac{C_r}{G_{m2}}$$

$$A_{0} = G_{m1}G_{m2}R_{1}R_{2}$$

$$a_{2} = R_{1}R_{2}C_{2}\left[C_{1} + \left(1 + \frac{C_{1}}{C_{2}}\right)C_{r}\right]$$

$$a_{1} = R_{1}C_{1} + R_{2}C_{2} + (R_{1} + R_{2} + R_{1}G_{m2}R_{2})C_{r}$$



Amplifier circuit



Small signal model

Explicit Condition for Feedback Stability

Closed-loop transfer function:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{A(s)}{1 + fA(s)} = \frac{A_0(1 + b_1 s)}{1 + fA_0 + (a_1 + fA_0 b_1)s + a_2 s^2}$$





Necessary and sufficient stability condition based on R-H criterion



 $\implies a_1 + f A_0 b_1 > 0$



Explicit stability condition for parameters

Statement of This Paper

Analog Circuit Design based on Mathematics

- Control Theory and Operational Amplifier Design
- Complex Signal Processing and Analog Filter
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
- Conclusion

RC Polyphase Filter

- Its input and output are complex signals.
- Passive RC analog filter
- One of key components in wireless transceiver analog front-end
 - I, Q signal generation
 - Image rejection



[1] Y. Niki, S. Sasaki, H. Kobayashi, "Flat Passband Gain Design Algorithm for 2nd-order RC Polyphase Filter," IEEE ASICON (Nov. 2015).

Roles of RC Polyphase Filter



$$Iin = \cos (\omega_{L0} t)$$

$$Polyphase$$

$$Filter$$

$$Qin = 0$$

$$Qout = A \sin (\omega_{L0} t+\theta)$$



Image rejection



Nyquist Chart of Complex Transfer Function G2



 $|G_2(j\omega_1)| = |G_2(j\omega_2)|$

But in general

 $|G_2(j\omega_1)| = |G_2(j\omega_2)| = |G_2(j\sqrt{\omega_1\omega_2})|$

Our Idea for Flat Passband Gain Algorithm



If we make $|G_2(j\omega_1)| = |G_2(j\omega_2)| = |G_2(j\sqrt{\omega_1\omega_2})|$, gain would be flat from ω_1 to ω_2 .

- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
 - Fibonacci Sequence and SAR ADC Design
 - Adaptive Signal Processing and ADC Calibration
 - Magic Square and DAC Design
- TDC Design based on Mathematics
- Conclusion

ADC: Analog-to-Digital Converter DAC: Digital-to-Analog Converter

- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
 - Fibonacci Sequence and SAR ADC Design
 - Adaptive Signal Processing and ADC Calibration
 - Magic Square and DAC Design
- TDC Design based on Mathematics
- Conclusion

ADC: Analog-to-Digital Converter DAC: Digital-to-Analog Converter

SAR ADC Configuration



Binary Search SAR ADC Operation



Redundant Search SAR ADC Operation



Fibonacci Sequence

Definition (n=0,1,2,3...)

$$F_0 = 0$$

$$F_1 = 1$$

$$F_{n+2} = F_n + F_{n+1}$$

Example of numbers(Fibonacci number)

0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89...



Leonardo Fibonacci (around 1170-1250)

Property

The closest terms ratio converges to <u>"Golden Ratio"</u>!

$$\lim_{n \to \infty} \frac{F_n}{F_{n-1}} = 1.618033988749895 = \varphi$$

Fibonacci Weights



Property converging to Golden Ratio

Realize Radix 1.62 Weight by using only integer ! 22

Internal DAC Settling Time

DAC Settling model by a simple first-order RC circuit



SAR ADC Speed and DAC Settling

Redundancy



Incomplete settling

<u>5bit SAR ADC</u>

Binary search (complete settling)

	Step1	Step2	Step3	Step4	Step5
--	-------	-------	-------	-------	-------

time

The shortest

AD conversion

time !!

Redundant search (incomplete settling)

Step1	Step2	Step3	Step4	Step5	Step6	Step7	
-------	-------	-------	-------	-------	-------	-------	--

Error correction

time

Fibonacci search (incomplete settling)



Error correction

time

Fibonacci Weights SAR ADC

We have found the following:

Reliable

Comparator decision errors can be recovered with redundancy.

Fastest SAR AD Conversion

In case the internal DAC incomplete settling is considered.



[1] Y. Kobayashi, H. Kobayashi, et. al.,

"SAR ADC Design Using Golden Ratio Weight Algorithm", ISCIT (Oct. 2015).

[2] T. Arafune, Y. Kobayashi, H. Kobayashi, et. al., "Fibonacci Sequence Weighted SAR ADC Algorithm and its DAC Topology," IEEE ASICON (Nov. 2015).

- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
 - Fibonacci Sequence and SAR ADC Design
 - Adaptive Signal Processing and ADC Calibration
 - Magic Square and DAC Design
- TDC Design based on Mathematics
- Conclusion

ADC: Analog-to-Digital Converter DAC: Digital-to-Analog Converter

Power Consumption of Pipelined ADC

•First stage amplifier : Consumes considerable power



- First stage amplifier : Open-loop
- Low power consumption

•Nonlinearity of open-loop amplifier : background self-calibration

Split ADC Structure



 Each channel ADC: half gm, half capacitor different residue logic converge quickly
 Power consumption : small overhead
 Chip area : small overhead

 T. Yagi, H. Kobayashi, "Background Calibration Algorithm for Pipelined ADC with Open-Loop Residue Amplifier Using Split ADC Structure," IEEE APCCAS, (Dec. 2010).
 Haijun Lin, "Split-Based 200Msps and 12 bit ADC Design", IEEE ASICON (Nov. 2015).

Complicated Adaptive Signal Processing for Calibration



Adding pseudo randomly

RNG:Random Numbar Generator

→ Generate two residue waveforms
 •RNG(A & B) : Set default value to different

29/62

Validate the Effectiveness with MATLAB

C mismatch : 2% (σ)
Nonlinearity of amplifier :

$$\mathbf{g}_{a1}(\mathbf{V}_{a1}) = 7.5 \cdot \mathbf{V}_{a1} + (-15) \cdot \mathbf{V}_{a1}^{3}$$

- Nonlinearity correction
 - ✓ LMS loop :
 µ_A= 1/8192
 - ✓ IIR filter gain :

- •Gain error, C mismatch correction
 - ✓ IIR filter gain:

 $\mu_{1a} = 1/1024$

<u>ADC_B (Stage1_B)</u>

C mismatch : 2% (σ)
Nonlinearity of amplifier :

$$\mathbf{g}_{b1}(\mathbf{V}_{b1}) = 7.6 \cdot \mathbf{V}_{b1} + (-15.2) \cdot \mathbf{V}_{b1}$$

- •Nonlinearity correction
 - ✓ LMS loop:

✓ IIR filter gain:

$$J_{3b} = 1/512$$

- •Gain error, C mismatch correction
 - ✓ IIR filter gain : $\mu_{1b} = 1/1024$

DNL and INL of the ADC output



•Calibrate all error : DNL, INL are within ± 0.5 LSB

Output Power Spectrum



•Calibrate all error : SNDR=73.9dB

- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
 - Fibonacci Sequence and SAR ADC Design
 - Adaptive Signal Processing and ADC Calibration
 - Magic Square and DAC Design
- TDC Design based on Mathematics
- Conclusion

ADC: Analog-to-Digital Converter DAC: Digital-to-Analog Converter

What is Magic Square (魔方陣)?

- Classical mathematics
- Origin from Chinese academia
- "Constant sum" characteristics
- Varieties of magic squares







59	5	4	62	63	1	8	58
9	18	17	49	50	42	19	56
55	20	28	33	29	40	45	10
54	44	38	31	35	26	21	11
12	43	39	30	34	27	22	53
13	24	25	36	32	37	41	52
51	46	48	16	15	23	47	14
7	60	61	3	2	64	57	6

Unary DAC and Mismatch Problem



In practice, current sources have mismatches. DAC becomes non-linear.

Possibility of Using Magic Square (魔方陣)

- Semiconductor devices have random and systematic mismatches
- Changing the switching order with magic square
 Cancellation of mismatch effects



[1] M. Higashino, H. Kobayashi, "DAC Linearity Improvement Algorithm With Unit Cell Sorting Based on Magic Square", IEEE VLSI-DAT (April 2016).

Inspired New Algorithm

Unit current source selection-order change algorithm



MATLAB Simulation Result

Integral Non-Linearity (INL)

• 5.7 LSB improvement by the magic square algorithm



- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
 - Histogram and TDC Linearity Calibration
 - Gray Code and TDC Design
 - $\Delta\Sigma$ Modulation and TDC

Conclusion

TDC: Time-to-Digital Converter

- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
 - Histogram and TDC Linearity Calibration
 - Gray Code and TDC Design
 - $\Delta\Sigma$ Modulation and TDC

Conclusion

TDC: Time-to-Digital Converter

Time to Digital Converter (TDC)



Key component of time-domain analog circuit Higher resolution can be obtained with scaled CMOS

Higher resolution with CMOS scaling



Flash-type TDC



Delay Cell Variation Inside TDC Circuit



Measurement with Histogram



Delay Variation Measurement with Histogram

TDC is non-linear due to delay variation



[1] S. Ito, H. Kobayashi, "Stochastic TDC Architecture with Self-Calibration," IEEE APCCAS (Dec. 2010).

 [2] T. Chujo, H. Kobayashi, "Experimental Verification of Timing Measurement Circuit With Self-Calibration", IEEE IMS3TW (Sept. 2014).
 45/62

Principle of Self-Calibration



Measurement Results (INL)









- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
 - Histogram and TDC Linearity Calibration
 - Gray Code and TDC Design
 - $\Delta\Sigma$ Modulation and TDC

Conclusion

TDC: Time-to-Digital Converter

Concept of Gray code

Gray code is a binary numeral system where two successive values differ in only one bit.

4-bit Gray code vs. 4-bit Natural Binary Code

Decimal	Natural Binary	4-bit Gray		
numbers	Code	Code		
0	0000	0000		
1	0001	0001		
2	0010	0011		
3	0011	0010		
4	0100	0110		
5	0101	0111		
6	0110	0101		
7	0111	0100		
8	1000	1 100		
9	1001	1101		
10	1010	1111		
11	1011	1110		
12	1100	1010		
13	1101	1011		
14	1110	1001		
15	1111	1000		





FRANK GRAY and A. L. Johnsrud in television booth. Behind the glass panels at sides and top are the photo-electric cells.

Gray code was invented by Frank Gray at Bell Lab in 1947. 49/62

How to utilize Gray code in TDC

In a ring oscillator, between any two adjacent states, only one output changes at a time.



8-stage Ring Oscillator Output						4-k	oit Gr	ay Co	ode		
RO	R1	R2	R3	R4	R5	R6	R7	G3	G2	G1	G0
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	1	0	0	0	0	0	0	0	0	1	1
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	1	1	0
1	1	1	1	1	0	0	0	0	1	1	1
1	1	1	1	1	1	0	0	0	1	0	1
1	1	1	1	1	1	1	0	0	1	0	0
1	1	1	1	1	1	1	1	1	1	0	0
0	1	1	1	1	1	1	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	0
0	0	0	0	1	1	1	1	1	0	1	0
0	0	0	0	0	1	1	1	1	0	1	1
0	0	0	0	0	0	1	1	1	0	0	1
0	0	0	0	0	0	0	1	1	0	0	0

For any given Gray code, each bit can be generated by a certain ring oscillator.

Proposed 4-bit Gray code TDC



Proposed Gray code TDC architecture in 4-bit case

FPGA measurement results of 8-bit Gray code TDC



[1] C. Li, H. Kobayashi, "A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation", IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Sendai, Japan (Aug. 26-28, 2015).

Flash TDC vs. Gray code TDC

	Number of	Number of	Maximum stage of		
	delay cells	DFFs	RO		
Gray code TDC	2 ⁿ -2	n	2 ^{<i>n</i>-1}		
Flash-type TDC	2 <i>ⁿ</i>	2 <i>"</i>	2 <i>ⁿ</i>		

For large measurement range, the number of flip-flops in Gray code TDC decreases rapidly ($n \ll 2^n$)

Reduction of circuit complexity!!

- Statement of This Paper
- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics
 - Histogram and TDC Linearity Calibration
 - Gray Code and TDC Design
 - $\Delta\Sigma$ Modulation and TDC

Conclusion

TDC: Time-to-Digital Converter



- **High linearity**
- Measurement time \rightarrow longer \Rightarrow time resolution \rightarrow finer •

Principle of $\Delta\Sigma TDC$



ΔΣTDC Configuration



[1] T. Chujo, H. Kobayashi, "Timing Measurement BOST With Multi-bit Delta-Sigma TDC", IEEE IMSTW (June 2015).

[2] Y. Osawa, H. Kobayashi, "Phase Noise Measurement Techniques Using Delta-Sigma TDC", IEEE IMS3TW (Sept. 2014).

Multi-bit ΔΣΤDC

For short measurement time:



DWA: Data Weighted Averaging

DSP algorithm of compensation for mismatches among delays.

Measured Result





Analog FPGA Implementation



10,000 TDC output data are measured.

T [ns]

Statement of This Paper

- Analog Circuit Design based on Mathematics
- ADC/DAC Design based on Mathematics
- TDC Design based on Mathematics

• <u>Conclusion</u>

Conclusion

- Traditionally, people believe that analog / mixed-signal circuit design is art and craft.
- Here we show that mathematics can contribute to the design as science.

Both art and science are used for good analog / mixed-signal circuit design

思而不学則殆

Analog /mixed-signal IC designers should study mathematics for sophisticated design.



Analog / Mixed-Signal Circuit Design Based on Mathematics

Haruo Kobayashi, Haijun Lin †

Division of Electronics and Informatics, Gunma University, 1-5-1, Tenjin-cho Kiryu, Gunma, Japan 376-8515 phone: 81-277-30-1788 fax: 81-277-30-1707 email: koba@gunma-u.ac.jp

*School of Optoelectronics and Communication Engineering, Xiamen University of Technology, Xiamen, China

Abstract - This paper presents that techniques of mathematics, such as number theory, statistics, coding theory, modulation, control theory, and signal processing algorithms besides transistor-level circuit design are required to enhance the performance of analog/mixed-signal circuit performance. Several research examples in the authors' laboratories are shown. **Keywords:** analog circuit, mixed-signal circuit, signal processing, number theory, coding theory, statistics

1. Introduction

Analog circuit design at the transistor level is art rather than technology, with which industry can differentiate their products. However, as the LSI technology advances, digital technology can be utilized and so called digitally-assisted analog/mixed-signal circuit technology becomes effective [1]. It uses mathematics such as signal processing and control theory extensively. This paper introduces such research results at the author's laboratory and validates our argument that beautiful mathematics leads to very good circuit/system design.

2. Control Theory and Operational Amplifier Design

We propose to use Routh-Hurwitz stability criterion for analysis and design of the opamp feedback stability, after deriving its small equivalent circuit and transfer function; this can lead to explicit stability condition derivation for opamp circuit parameters, which would be effective when it is used together with Bode plots [2].

3. Fibonacci Sequence and SAR ADC Design

We have investigated a redundant successive approximation register (SAR) ADC design method for high-reliability and high-speed AD conversion using digital error correction [3, 4]. We apply Fibonacci sequence F_n and its property of convergence to the Golden ratio φ there.

$$F_{n+2} = F_n + F_{n+1} \qquad F_0 = 0, \qquad F_1 = 1$$

Fn = 0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144, 233,...
$$\lim_{n \to \infty} \frac{F_n}{F_{n-1}} = 1.6180339887 = \varphi$$

We have found that the SAR AD conversion time becomes the shortest when Fibonacci sequence weights are used and the internal DAC incomplete setting is considered. We have come up with simple golden-ratio weighted DAC topologies (R-R ladder, C-C ladder) for its internal usage.



Fig. 1. SAR ADC configuration and operation steps.

4. Adaptive Signal Processing and ADC Calibration

We investigate a background calibration algorithm for a pipelined ADC with an open-loop amplifier using a split ADC structure and adaptive signal processing [5, 6]. The open-loop amplifier is employed as a residue amplifier in the first stage of the pipelined ADC for low power and high speed. However it suffers from nonlinearity, and hence needs calibration. We investigate the split ADC structure for fast background calibration of the residue amplifier nonlinearity and gain error as well as the DAC nonlinearity all together with fast convergence.



(b) First Stage where split ADC is used. Fig. 2 Investigated pipeline ADC topology



mismatch effects in time-interleaved ADCs (Fig.1(a)) used in ATE systems [7]: we use correlation (Fig.1(b)) among channel ADC outputs to detect channel timing skew, and make successive approximation (SA) adjustments to our linear-phase digital delay filter [8] to compensate for the timing skew. Simulation results validate the effectiveness of the proposed method. We found that using multi-tone input signals with correlation of outputs provided a more robust way of detecting timing skew than using a single-tone input.





Fig.4 Successive approximation minimization of timing skew using our delay digital filter.

6. Magic Square and DAC Design

We propose a switching or current source sorting algorithm using magic square properties (Fig. 5 (a)) to improve the linearity of a unary digital-to-analog converter (DAC) (Fig. 5 (b)) by canceling random and systematic mismatch effects among unit current cells [8]. Simulation results show DAC linearity improvement with the proposed algorithm.



Fig. 5. (a) Magic square and constant sum characteristics. (b) Unary current-steering DAC.

7. Residue Arithmetic, Gray Code and TDC Design

A time-to-digital converter (TDC) measures the rising edge timing difference between Start and Stop signals and provides digital output. Fig. 6 shows a basic flash-type TDC, however it requires large hardware and power. We investigate a TDC architecture with residue arithmetic or Chinese Remainder theorem [10], because its residues can be obtained easily with ring oscillators. It can reduce hardware and power significantly compared to a basic flash-type TDC while keeping comparable performance.

However, the residue arithmetic TDC can cause some glitches due to the delay mismatches. Then we came up with its improvement, a glitch-free TDC based on Gray code [11] (Table I, Fig. 7). Gray-code (reflected binary code) is a binary numeral system where two successive values differ in only one bit. So a Gray-code driven DAC is capable to reduce the glitch. The proof-of-concept prototype of Gray code based TDC was implemented on FPGA.







Fig.7 6-bit Gray code based TDC architecture

We have also designed Gray code input DAC topologies (current, voltage and charge modes) for glitch reduction.

8. Histogram and TDC Linearity Calibration

We have studied the flash-type TDC linearity self-calibration calibration, with histogram obtained by uncorrelated ring oscillators (Fig. 8) [12]. FPGA measurement results show that TDC linearity is improved by the self-calibration [13] (Fig. 9). All TDC circuits, as well as the self-calibration circuits can be implemented as digital FPGA instead of full custom ICs,

which is suitable for fine CMOS implementation with short design time.





TDC digital output

 $\Delta \tau$



(c) TDC linearity correction with digital calculation Fig. 8 TDC linearity calibration principle.



Fig. 9 Measured results of TDC nonlinearity before and after the proposed calibration.

9. Statistics and Fine Time-Resolution TDC Design

We have investigated another TDC architecture to measure the timing difference between single-event two pulses with fine time resolution [12, 14]. Its features are as follows: (i) The architecture is based on stochastic process and statistics theory. (ii) It utilizes the stochastic variation in CMOS process positively for fine time resolution so that MOSFETs with minimum sizes are utilized. (iii) It needs a large number of D Flip-Flops (DFFs) for statistics but advanced fine CMOS technology can realize it. The larger the number of DFFs is, the finer the time resolution is. (iv) The self-calibration technique using the histogram method is applied to compensate the nonlinearity due to the circuit characteristics variation as well as timing skew by layout and routing. (v) The proposed TDC can be implemented with full digital circuit including the self-calibration circuit.



Fig. 10 Investigated stochastic TDC architecture

10. $\Delta\Sigma$ Modulation, DWA and TDC

We investigate design and implementation of a multi-bit $\Delta\Sigma$ TDC with Data Weighted Averaging (DWA) algorithm on analog FPGA [15] (Figs. 11, 12). We propose here simple test circuitry for measuring digital signal timing of I/O interfacing circuits. We focus on $\Delta\Sigma$ TDC for fine timing-resolution, digital output, and simple circuitry. The $\Delta\Sigma$ TDC can measure the repetitive signal timing; as the measurement time is longer, its time resolution becomes finer. We also use multi-bit architecture for short testing time. However, the multi-bit $\Delta\Sigma$ TDC suffers from delay mismatches among delay cells. Then we apply the DWA algorithm, which averages the mismatches in time and obtain good linearity.



Fig. 11. Multi-bit $\Delta\Sigma$ TDC with DWA logic







11. Complex Signal Processing and Analog Filter We derive a design algorithm of a 2nd-order RC

polyphase filter (which has complex or quadrature analog inputs and outputs) to obtain its flat passband gain, using its Nyquist chart [16]. The condition for its solution as well as the image rejection ratio formula are also derived. We also clarify that the RC polyphase filer has characteristics as a complex analog Hilbert filter.



(b) Gain characteristics, before and after the algorithm. Fig. 12 2^{nd} -order RC polyphaser filter and gain characteristics before and after the proposed algorithm

We have also developed complex or quadrature bandpass DWA algorithms [17]; concept of complex signal processing is useful especially communication circuits.

12. Concluding Remarks

This paper has presented that techniques of mathematics besides transistor-level circuit design are attractive to enhance the performance of analog/mixed-signal circuit performance in nano CMOS. It is the authors' experience that beautiful structure / topology of circuits and systems based on mathematics leads to very good performance. The authors thank their lab members for contributions.

REFERENCES

- [1] H. Kobayashi, H. Aoki, K. Katoh, "Analog/Mixed-Signal Circuit Design in Nano CMOS Era", IEICE Electronic Express, pp. 1-12 (2014).
- [2] J. Wang, G. Adhikari, H. Kobayashi, et. al., "Analysis and Design of Operational Amplifier Stability Based on Routh-Hurwitz Method", IEEE ICSICT (Oct.2016)
- [3] Y. Kobayashi, S. Shibuya, T. Arafune, S. Sasaki, H. Kobayashi, "SAR ADC Design Using Golden Ratio Weight Algorithm", ISCIT, Nara, Japan (Oct. 2015).
- [4] T. Arafune, Y. Kobayashi, S. Shibuya, H. Kobayashi, "Fibonacci Sequence Weighted SAR ADC Algorithm and its DAC Topology," IEEE ASICON (Nov. 2015).
- [5] T. Yagi, K. Usui, T. Matsuura, S. Uemori, Y. Tan, S. Ito, H. Kobayashi, "Background Calibration Algorithm for Pipelined ADC with Open-Loop Residue Amplifier using Split ADC Structure," IEEE APCCAS, Kuala Lumpur (Dec. 2010).
- [6] Haijun Lin, "Split-Based 200Msps and 12 bit ADC Design", IEEE ASICON, Chengdu, China (Nov. 2015).
- [7] R. Yi, M. Wu, K. Asami, H. Kobayashi, et. al., "Digital Compensation for Timing Mismatches in Interleaved ADCs", IEEE Asian Test Symp. Yilan, Taiwan (Nov. 2013).
- [8] K. Asami, H. Miyajima, T. Kurosawa, T. Tateiwa, H. Kobayashi, "Timing Skew Compensation Technique using Digital Filter with Novel Linear Phase Condition," IEEE International Test Conference, Austin, TX (Nov. 2010).
- [9] M. Higashino, S. Mohyar, H. Kobasashi, "DAC Linearity Improvement Algorithm With Unit Cell Sorting Based on Magic Square", IEEE VLSI-DAT, Hsinchu (April 2016).
- [10] C. Li, K. Katoh, H. Kobayashi, et. al., "Time-to-Digital Converter Architecture with Residue Arithmetic and its FPGA Implementation," ISOCC, Jeju, Korea (Nov. 2014).
- [11] C. Li, H. Kobayashi, "A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation", IEEE Int'l Symp. Radio-Frequency Integration Tech. Sendai, Japan (Aug. 2015).
- [12] S. Ito, S. Nishimura, H. Kobayashi, et. al., "Stochastic TDC Architecture with Self-Calibration," IEEE Asia Pacific Conf. Circuits and Systems, Kuala Lumpur (Dec. 2010).
- [13] T. Chujo, D. Hirabayashi, K. Kentaroh, C. Li, Y. Kobayashi, J. Wang, K. Sato, H. Kobayashi, "Experimental Verification of Timing Measurement Circuit With Self-Calibration", IEEE IMS3TW, Brazil (Sept. 2014).
- [14] C. Li, J. Wang, H. Kobayashi, R. Shiota, "Timing Measurement BOST Architecture with Full Digital Circuit and Self-Calibration Using Characteristics Variation Positively for Fine Time Resolution", IEEE IMSTW, Catalunyna, Spain (July 2016).
- [15] T. Chujo, D. Hirabayashi, T. Arafune, S. Shibuya, S. Sasaki, H. Kobayashi, et. al., "Timing Measurement BOST With Multi-bit Delta-Sigma TDC", IEEE IMSTW, Paris, France (June 2015).
- [16] Y. Niki, S. Sasaki, N. Yamaguchi, J. Kang, T. Kitahara, H. Kobayashi, "Flat Passband Gain Design Algorithm for 2nd-order RC Polyphase Filter," IEEE ASICON (Nov. 2015).
- [17] M. Murakami, H. Kobayashi, et. al., "I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems", IEEE International Test Conference, Fort Worth, TX (Nov. 2016)