#### **Time-to-Digital Converter Architecture** with Residue Arithmetic and its FPGA Implementation

Congbing Li Kentaroh Katoh Junshan Wang Shu Wu Shaiful Nizam Mohyar Haruo Kobayashi Division of Electronics and Informatics, Gunma University 1-5-1 Tenjin-cho Kiryu Gunma 376-8515 Japan Phone: 81-277-30-1789 fax: 81-277-30-1707 e-mail: t13802483@gunma-u.ac.jp

Tsuruoka National College of Technology, Japan email: k-katoh@tsuruoka-nct.ac.jp

#### Abstract

This paper describes a time-to-digital converter (TDC) architecuture with residue arithmetic or Chinese Remainder theorem. It can reduce the hardware and power significantly compared to a flash type TDC while keeping comparable performance. Its FPGA implementation and measurement resuts show the effectiveness of our proposed architecture.

#### Timing Measurement, Time to Digital Keywords-Converter, Residue, Chinese Remainder Theorem, FPGA

#### Introduction

A Time-to-Digital-Converter (TDC) measures the time interval between two edges, and time resolution of several picoseconds can be achieved when the TDC is implemented with an advanced CMOS process. TDC applications include phase comparators of all-digital PLLs, sensor interface circuits, modulation circuits, demodulation circuits, as well as TDC-based ADCs. The TDC will play an increasingly important role in the nano-CMOS era, because it is well suited to implementation with fine digital CMOS processes. [1,2,3].

There are various kinds of TDC circuits, and here we focus on a flash-typeTDC (Fig.1) [1]. It uses a delay line which consists of CMOS inverter buffer delays. Baesd on this flash-type TDC, we will introduce a new type TDC---Residue Arithmetic TDC to reduce the hardware and power significantly compared to a flash-type TDC while keeping comparable performance. Then we have implemtened it on an FPGA to verify the operation and performance.



#### **Residue Arithmetic**

Suppose that m1,...,mr are positive integers and coprime each other. Then there is unique positive interger x for given integers (a1,...,ar) which satisfy the following:

 $x \equiv ak \pmod{mk}, k = 1, 2, \dots, r$ 

where  $0 \leq ak < mk$ ,  $0 \leq x < N$  (N = m1·m2···mr). Table I shows the case of m1=2, m2=3, m3=5 and  $N=2 \ge 3 \ge 5=30$ , and we see that each k is mapped to residues of (m1, m2, m3) one to one [3,4].

|    | 1 uoie | 1. / 111 II | oblade | 5 01 (m | ., mz, | mo , |    |    |
|----|--------|-------------|--------|---------|--------|------|----|----|
| mı | m2     | <b>m</b> 3  | k      |         | mı     | m2   | m3 | k  |
| 0  | 0      | 0           | 0      |         | 1      | 0    | 0  | 15 |
| 1  | 1      | 1           | 1      |         | 0      | 1    | 1  | 16 |
| 0  | 2      | 2           | 2      |         | 1      | 2    | 2  | 17 |
| 1  | 0      | 3           | 3      |         | 0      | 0    | 3  | 18 |
| 0  | 1      | 4           | 4      |         | 1      | 1    | 4  | 19 |
| 1  | 2      | 0           | 5      |         | 0      | 2    | 0  | 20 |
| 0  | 0      | 1           | 6      |         | 1      | 0    | 1  | 21 |
| 1  | 1      | 2           | 7      |         | 0      | 1    | 2  | 22 |
| 0  | 2      | 3           | 8      |         | 1      | 2    | 3  | 23 |
| 1  | 0      | 4           | 9      |         | 0      | 0    | 4  | 24 |
| 0  | 1      | 0           | 10     |         | 1      | 1    | 0  | 25 |
| 1  | 2      | 1           | 11     |         | 0      | 2    | 1  | 26 |
| 0  | 0      | 2           | 12     |         | 1      | 0    | 2  | 27 |
| 1  | 1      | 3           | 13     |         | 0      | 1    | 3  | 28 |
| 0  | 2      | 4           | 14     |         | 1      | 2    | 4  | 29 |

#### Table I An integer k and residues of (m1, m2, m3)

#### **Residue Arithmetic TDC Architecture**

We consider to use this residue arithmetic for TDC implementation, because obtaining the residue is relatively easy for time signal (used in TDC design) while it is difficult for voltage signal. (used in ADC design). Fig.2 shows the proposed residue arithmetic TDC in the case of  $m_{1}=2, m_{2}=3, m_{2}=3$ m3 = 5 and  $N=2 \ge 3 \ge 5=30$ , where the residues a (mod 2), b



Fig2. Proposed residue arithmetic TDC architecture.

(mod 3), c (mod 5) are obtained with ring oscillators.

Note that the proposed TDC uses only 10 delay cells and 10 flip-flops (because 2+3+5=10) while the corresponding flash TDC requires 30 delay cells and 30 flip-flops; in general, the proposed TDC uses M delay cells and M flip-flops (where M=m1+m2+··+mr) while the corresponding flash-type TDC uses N delay cells and N flip-flops (where N = m1·m2···mr), and hence the circuit and power reduction of the proposed TDC can be significant for a large N with proper choice for M<<N compared to the flash TDC.

#### **FPGA Implementation**

We have implemented our proposed TDC with an FPGA (Fig.3) [5, 6, 7], and Table II and Fig.4 show its measurement results. We see that the proposed TDC works with good linearity as expected.

#### Conclusion

This paper describes residue arithmetic TDC and its FPGA implementation, and the measurement results verify its operation principle.

#### Acknowledgements

We would like to thank STARC which supports this project.

#### References

- S. Ito, S. Nishimura, H. Kobayashi, S. Uemori, Y. Tan, N. Takai, T. Yamaguchi, K. Niitsu, "Stochastic TDC Architecture with Self-Calibration," IEEE Asia Pacific Conference on Circuits and Systems (Dec. 2010).
- [2] K. Katoh, Y. Doi, S. Ito, H. Kobayashi, E. Li, N. Takai, O. Kobayashi, "An Analysis of Stochastic Self-Calibration of TDC Using Two Ring Oscillators", IEEE Asian Test Symposium (Nov. 2013).
- [3] William A. Chren Jr., "Low-Area Edge Sampler Using the Chinese Remainder Theorem",IEEE T. Instrumentation and Measurement 48(4): 793-797 (1999).
- [4] http://www.ndl.go.jp/math/s1/c2.html
- [5] J. Xilinx, San Jose : "Virtex-5 LX FPGA ML501 Evaluation Platform",http://www.xilinx.com/products/boards-and-kits/H W-V5-ML501-UNI-G.htm.
- [6] Xilinx, San Jose : "Virtex-5 user guide", 2010. [Online]. Available: www.xilinx.com.
- [7] Xilinx, "Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications". [Online]. Available: www.xilinx.com.



Fig.3 Proposed TDC implementation on FPGA.

Table II Measurement results of the proposed TDC.

| Sample in<br>Window | Elapsed<br>Time(ns) | а | b[0] | b[1] | c[0] | c[1] | c[2] | k  |
|---------------------|---------------------|---|------|------|------|------|------|----|
| 0                   | 0.00                | 0 | 0    | 0    | 0    | 0    | 0    | 0  |
| 3                   | 30.30               | 1 | 1    | 0    | 1    | 0    | 0    | 1  |
| 6                   | 60.60               | 0 | 0    | 1    | 0    | 1    | 0    | 2  |
| 9                   | 90.90               | 1 | 0    | 0    | 1    | 1    | 0    | 3  |
| 12                  | 121.20              | 0 | 1    | 0    | 0    | 0    | 1    | 4  |
| 15                  | 151.50              | 1 | 0    | 1    | 0    | 0    | 0    | 5  |
| 18                  | 181.80              | 0 | 0    | 0    | 1    | 0    | 0    | 6  |
| 21                  | 212.10              | 1 | 1    | 0    | 0    | 1    | 0    | 7  |
| 24                  | 242.40              | 0 | 0    | 1    | 1    | 1    | 0    | 8  |
| 27                  | 272.70              | 1 | 0    | 0    | 0    | 0    | 1    | 9  |
| 30                  | 303.00              | 0 | 1    | 0    | 0    | 0    | 0    | 10 |
| 33                  | 333.30              | 1 | 0    | 1    | 1    | 0    | 0    | 11 |
| 36                  | 363.60              | 0 | 0    | 0    | 0    | 1    | 0    | 12 |
| 39                  | 393.90              | 1 | 1    | 0    | 1    | 1    | 0    | 13 |
| 42                  | 424.20              | 0 | 0    | 1    | 0    | 0    | 1    | 14 |
| 45                  | 454.50              | 1 | 0    | 0    | 0    | 0    | 0    | 15 |
| 48                  | 484.80              | 0 | 1    | 0    | 1    | 0    | 0    | 16 |
| 51                  | 515.10              | 1 | 0    | 1    | 0    | 1    | 0    | 17 |
| 54                  | 545.40              | 0 | 0    | 0    | 1    | 1    | 0    | 18 |
| 57                  | 575.70              | 1 | 1    | 0    | 0    | 0    | 1    | 19 |
| 60                  | 606.00              | 0 | 0    | 1    | 0    | 0    | 0    | 20 |
| 63                  | 636.30              | 1 | 0    | 0    | 1    | 0    | 0    | 21 |
| 66                  | 666.60              | 0 | 1    | 0    | 0    | 1    | 0    | 22 |
| 69                  | 696.90              | 1 | 0    | 1    | 1    | 1    | 0    | 23 |
| 72                  | 727.20              | 0 | 0    | 0    | 0    | 0    | 1    | 24 |
| 75                  | 757.50              | 1 | 1    | 0    | 0    | 0    | 0    | 25 |
| 78                  | 787.80              | 0 | 0    | 1    | 1    | 0    | 0    | 26 |
| 81                  | 818.10              | 1 | 0    | 0    | 0    | 1    | 0    | 27 |
| 84                  | 848.40              | 0 | 1    | 0    | 1    | 1    | 0    | 28 |
| 87                  | 878.70              | 1 | 0    | 1    | 0    | 0    | 1    | 29 |



Fig.4 Measurement results of the proposed TDC.

A2-5 17:09 Xi' An + Dalian Room October 30, 2019 2019 13<sup>th</sup> IEEE International Conference on ASIC

Frequency Estimation Sampling Circuit Using Analog Hilbert Filter and Residue Number System

Yudai Abe, Shogo Katayama, Congbing Li, Anna Kuwana, Haruo Kobayashi



Division of Electronics and Informatics Gunma University

Kobayashi Laboratory

Kobayashi Lab. Gunma University

## OUTLINE

- 1. Research Background and Goal
- 2. Chinese Remainder Theorem
- 3. Proposed Waveform Sampling Circuit
- 4. Simulation Verification
- 5. Summary and Challenge

## OUTLINE

### 1. Research Background and Goal

- 2. Chinese Remainder Theorem
- 3. Proposed Waveform Sampling Circuit
- 4. Simulation Verification
- 5. Summary and Challenge

#### **Research Background**

Next Generation Communication System "5G"



### **Our Research Goal**

Estimate high-frequency input signal with multiple low-frequency clock sampling circuits

High-frequency sampling circuit is difficult to realize

Our Approach :

Sampling high frequency signal with multiple low frequency clocks

Use Aliasing proactively

## OUTLINE

#### 1. Research Background and Goal

### 2. <u>Chinese Remainder Theorem</u>

- 3. Proposed Waveform Sampling Circuit
- 4. Simulation Verification
- 5. Summary and Challenge

### **Chinese Remainder Theorem**



Sun Tzu calculation

# How to use the Chinese remainder theorem<sup>8/25</sup>

He used to quickly find out how many soldiers there are.





Sun Tzu



# How to use the Chinese remainder theorem<sup>9/25</sup>

He used to quickly find out how many soldiers there are.



# How to use the Chinese remainder theorem

He used to quickly find out how many soldiers there are.



# How to use the Chinese remainder theorem

He used to quickly find out how many soldiers there are.



#### Example of Residue Number System

$$23 \% 3 = 2$$
,  $23 \% 5 = 3$ ,  $23 \% 7 = 2$ 

- Natural numbers
  3, 5, 7 (relatively prime)
  N=3×5×7=105
- k (0 <= k <= N-1 (=104))
- a : Remainder of k dividing by 3a=mod3(k)b : Remainder of k dividing by 5b=mod5(k)c : Remainder of k dividing by 7c=mod7(k)

k (a, b, c)

one to one

Chinese remainder theorem

| а | b | С | k  |
|---|---|---|----|
| 0 | 0 | 1 | 15 |
| 1 | 1 | 2 | 16 |
| 2 | 2 | 3 | 17 |
| 0 | 3 | 4 | 18 |
| 1 | 4 | 5 | 19 |
| 2 | 0 | 6 | 20 |
| 0 | 1 | 0 | 21 |
| 1 | 2 | 1 | 22 |
| 2 | 3 | 2 | 23 |
| 0 | 4 | 3 | 24 |
| 1 | 0 | 4 | 25 |
| 2 | 1 | 5 | 26 |
| 0 | 2 | 6 | 27 |
| 1 | 3 | 0 | 28 |
| 2 | 4 | 1 | 29 |

Residue number system

## OUTLINE

- 1. Research Background and Goal
- 2. Chinese Remainder Theorem
- 3. Proposed Waveform Sampling Circuit
- 4. Simulation Verification
- 5. Summary and Challenge

### **Aliasing Phenomenon**



## Complex FFT of $j \times sin(2\pi f_{in}t)$



# Complex FFT of $\cos(2\pi f_{in}t) + j \times \sin(2\pi f_{in}t)^{\frac{16}{25}}$



How Generate  $j \times \sin(2\pi f_{in}t)$ 



Generate in-phase and quadrature waves from a single cosine wave

## **Proposed Sampling Circuit**



## OUTLINE

- 1. Research Background and Goal
- 2. Chinese Remainder Theorem
- 3. Proposed Waveform Sampling Circuit
- 4. Simulation Verification
- 5. Summary and Challenge

### **Simulation Settings**

#### **Complex FFT**

- Input frequency : 12 GHz
- Frequency resolution : 1 kHz
- Sampling frequency : 229 kHz, 233 kHz, 239 kHz (Relatively prime)
- Range of measurement : 0~2080622 kHz
  (Note: 229 × 233 × 239 = 2080623)

Measurement at 20 GHz using sampling frequencies of  $\Rightarrow$  200 kHz

### **Simulation Results**

#### Complex FFT : $cos(2\pi f_{in}t) + j \times sin(2\pi f_{in}t)$ • Input frequency : 12 GHz • Frequency resolution : 1 kHz

• Sampling frequency : 229 kHz 233 kHz 239 kHz



## Frequency Estimation by Residue Number System<sup>22/25</sup>



Input frequency estimation using residue frequencies and residue number system

Estimate input frequency 12GHz

| a<br>[kHz] | b<br>[kHz] | c<br>[kHz]  | k<br>[kHz] |  |  |  |
|------------|------------|-------------|------------|--|--|--|
| 0          | 0          | 0           | 0          |  |  |  |
| 1 1        |            | 1           | 1          |  |  |  |
| 2          | 2          | 2           | 2          |  |  |  |
|            |            | l<br>I<br>I |            |  |  |  |
| 169        | <b>77</b>  | 47          | 11999998   |  |  |  |
| 170        | .3         | 48          | 11999999   |  |  |  |
| 171        | 34         | 49          | 12000000   |  |  |  |
| 172        | 35         | 50          | 120( )001  |  |  |  |
| 173        | 36         | 51          | 12′ J0002  |  |  |  |
|            | ł          | ł           | i          |  |  |  |
| 226        | 230        | 255         | 12752320   |  |  |  |
| 207        | 201        | 237         | 12752321   |  |  |  |
| 228        | 232        | 238         | 12752322   |  |  |  |

### **Simulation Result Overview**



## OUTLINE

- 1. Research Background and Goal
- 2. Chinese Remainder Theorem
- 3. Proposed Waveform Sampling Circuit
- 4. Simulation Verification
- 5. Summary and Challenge

## Summary and Challenge

#### Summary

- Proposed a method to estimate high-frequency signal using multiple low-frequency sampling circuits.
- Confirmed its operation by theory and simulation.
- Measurable range is wide: proportional to multiplication of multiple sampling frequencies.

#### Challenge

• Estimated input frequency is discrete

Consider estimation with fine frequency resolution

# Thank you for your attention



2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT2015) August 26-28, 2015 Sendai, Japan

### A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation

#### Congbing Li Haruo Kobayashi

**Gunma University** 



Gunma University Kobayashi Lab

### Outline

- Research Objective & Background
- Flash TDC and Problems
- Gray Code
- Gray Code TDC Architecture
- FPGA Implementation
- RTL Verification of Glitch-free Characteristic
- Conclusion

#### **Research Objective**

#### Objective

- Development of
  - Time-to-Digital Converter (TDC) architecture with high-speed and small hardware

Approach

Utilization of Gray code

#### **Research Background**

#### TDC plays an important role in nano-CMOS era



Voltage-domain resolution facing difficulties due to reduced supply voltage





TDC measures time interval between two signal transitions, into digital signal.

(widely used in ADPLLs, jitter measurements, time-domain ADC)

### Flash TDC



#### **Problems of Flash TDC**

An n-bit flash TDC with  $2^{n}$  quantization levels

#### **Advantages**

High-speed timing measurement Single-event timing measurement All digital implementation

#### Disadvantages

 $2^{n}-1$  delay elements,  $2^{n}-1$  Flip-Flops n-bit thermometer-to-binary code encoder



Large circuits High power consumption

### Gray Code (1/2)

#### Gray Code

a binary numeral system where two successive values differ in only one bit

| Decimal<br>numbers | Binary Code | Gray Code |
|--------------------|-------------|-----------|
| 0                  | 0000        | 0000      |
| 1                  | 0001        | 0001      |
| 2                  | 0010        | 0011      |
| 3                  | 0011        | 0010      |
| 4                  | 0100        | 0110      |
| 5                  | 0101        | 0111      |
| 6                  | 0110        | 0101      |
| 7                  | 0111        | 0100      |
| 8                  | 1000        | 1100      |
| 9                  | 1001        | 1101      |
| 10                 | 1010        | 1111      |
| 11                 | 1011        | 1110      |
| 12                 | 1100        | 1010      |
| 13                 | 1101        | 1011      |
| 14                 | 1110        | 1001      |
| 15                 | 1111        | 1000      |

#### Table. 4-bit Gray Code

- For Gray code, between any two adjacent numbers, only one bit changes at a time
- Gray code data is more reliable compared with binary code

### Gray Code (2/2)

In a ring oscillator, between any two adjacent states, only one output changes at a time. This characteristic is very similar to Gray code.



| 8-stage Ring Oscillator Output |    |    |    |    |    |    | 4-k       | oit Gr     | ay Co | de |    |
|--------------------------------|----|----|----|----|----|----|-----------|------------|-------|----|----|
| RO                             | R1 | R2 | R3 | R4 | R5 | R6 | <b>R7</b> | <b>G</b> 3 | G2    | G1 | G0 |
| 0                              | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0          | 0     | 0  | 0  |
| 1                              | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0          | 0     | 0  | 1  |
| 1                              | 1  | 0  | 0  | 0  | 0  | 0  | 0         | 0          | 0     | 1  | 1  |
| 1                              | 1  | 1  | 0  | 0  | 0  | 0  | 0         | 0          | 0     | 1  | 0  |
| 1                              | 1  | 1  | 1  | 0  | 0  | 0  | 0         | 0          | 1     | 1  | 0  |
| 1                              | 1  | 1  | 1  | 1  | 0  | 0  | 0         | 0          | 1     | 1  | 1  |
| 1                              | 1  | 1  | 1  | 1  | 1  | 0  | 0         | 0          | 1     | 0  | 1  |
| 1                              | 1  | 1  | 1  | 1  | 1  | 1  | 0         | 0          | 1     | 0  | 0  |
| 1                              | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1          | 1     | 0  | 0  |
| 0                              | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1          | 1     | 0  | 1  |
| 0                              | 0  | 1  | 1  | 1  | 1  | 1  | 1         | 1          | 1     | 1  | 1  |
| 0                              | 0  | 0  | 1  | 1  | 1  | 1  | 1         | 1          | 1     | 1  | 0  |
| 0                              | 0  | 0  | 0  | 1  | 1  | 1  | 1         | 1          | 0     | 1  | 0  |
| 0                              | 0  | 0  | 0  | 0  | 1  | 1  | 1         | 1          | 0     | 1  | 1  |
| 0                              | 0  | 0  | 0  | 0  | 0  | 1  | 1         | 1          | 0     | 0  | 1  |
| 0                              | 0  | 0  | 0  | 0  | 0  | 0  | 1         | 1          | 0     | 0  | 0  |

For any given Gray code, its each bit can be generated by a certain ring oscillator.
## Gray Code based TDC Architecture (1/2)

A Gray code TDC architecture can be conceived by grouping a few ring oscillators



Figure. Proposed 6-bit Gray code TDC

### Gray Code based TDC Architecture (2/2)



Figure. Gray code decoder

#### Flash vs. Proposed TDCs

#### for a measurement range of 26

|   | Flash TDC | Proposed T | DC |  |  |
|---|-----------|------------|----|--|--|
| Number of delay<br>elements               | 64        | 62         |    |  |  |
| Number of<br>Flip-flop                    | 64        | 6          |    |  |  |
| The maximum stage                         | 64        | 32         |    |  |  |
|   |           |            |    |  |  |
| for a measurement range of 2 <sup>n</sup> |           |            |    |  |  |
| significant hardware reduction            |           |            |    |  |  |
| as # of bits increases.                   |           |            |    |  |  |

# FPGA Implementation (1/3)

#### Proposed TDC implementation on Xilinx FPGA



**Note:** ADC is difficult to implement with full digital FPGA.

# FPGA Implementation (2/3)



Proposed TDC operation is confirmed with FPGA evaluation.

# FPGA Implementation (3/3)

#### Similarly, 8-bit Gray code TDC architecture was implemented on FPGA.



#### Measurement results of the proposed TDC with FPGA (8-bit case)

#### **RTL Verification of Glitch-free Characteristic (1/2)**

- The proposed Gray code TDC can provide a glitch-free binary code sequence even there are mismatches between the delay stages.
- RTL simulation was conducted to verify this characteristic.



#### **RTL Verification of Glitch-free Characteristic (2/2)**

• RTL simulation result shows that no matter there are mismatches among the delay stages or not, the proposed Gray code TDC can always output a glitch-free binary code sequence.



## Conclusion

We have proposed a gray code based TDC architecture

- Comparable performance to Flash TDC
- Significant hardware & power reduction

for a measurement range of  $2^n$ 

|                             | Flash TDC | Proposed TDC | Significant hardware |
|-----------------------------|-----------|--------------|----------------------|
| Number of delay<br>elements | $2^n$     | $2^{n} - 2$  | increases.           |
| Number of<br>Flip-flop      | $2^n$     | п            |                      |
| The maximum stage           | $2^n$     | $2^{n-1}$    |                      |

We have implemented the proposed TDC with FPGA

Confirmed its operation



IEEE International Symposium on Intelligent Signal Processing and Communication Systems 2017

NOVEMBER 6-9, 2017, XIAMEN, CHINA



Nov. 9 NA-L2 8:30-9:50

## Gray-Code Input DAC Architecture for Clean Signal Generation

Richen.Jiang, G.Adhikari, <u>Yifei.Sun</u>, Dan.Yao, R.Takahashi, Y.Ozawa, N.Tsukiji, H.Kobayashi, R.Shiota *Gunma University, Socionext Inc.*,



Kobayashi Lab. Gunma University

# OUTLINE

- Research Background Objective
- Glitches
- Gray-code
- Gray-code Input DAC Architecture and Operation
- Simulation Verification by SPICE
- Conclusion

# OUTLINE

- Research Background Objective
- What are Glitches
- Gray-code
- Gray-code Input DAC Architecture and Operation
- Simulation Verification by SPICE
- Conclusion

#### Research Background



#### **Research Background**

**Basic architecture of DAC** 



The switch is driven with a binary code  $\longrightarrow$  glitch

#### Objective

 Design Digital-to-Analog Converter (DAC) architectures for clean signal generation

Approach

 By reducing glitches with Gray-Code input topologies

# OUTLINE

- Research Background Objective
- Glitches
- Gray-code
- Gray-code Input DAC Architecture and Operation
- Simulation Verification by SPICE
- Conclusion

## What are Glitches



The most significant bit (MSB) changes (near the middle point)



When the input changes  $7 \rightarrow 8$ 



When B3 switches first





## Glitch Problem and Remedy

#### **Effects of Glitch**

• Serious deterioration of images, videos, sounds





#### Remedy

- Using high-order reconstruction filter
- Using track/hold circuitry at the DAC output
- Using Gray-Code input DAC topologies



# OUTLINE

- Research Background Objective
- What are Glitches
- Gray-code
- Gray-code Input DAC Architecture and Operation
- Simulation Verification by SPICE
- Conclusion

## Gray-Code

Gray-Code  $\rightarrow$  Alternative representation of binary code Two adjacent number  $\rightarrow$  Only one bit change

(Gn=Bn+1⊕Bn)



Binary to Gray code conversion diagram



Binary to Gray code converter

## Gray Code

#### Compare with Binary code and Gray code

| Decimal<br>numbers | Binary Code | Gray Code |
|--------------------|-------------|-----------|
| 0                  | 0000        | 0000      |
| 1                  | 0001        | 0001      |
| 2                  | 0010        | 0011      |
| 3                  | 0011        | 0010      |
| 4                  | 0100        | 0110      |
| 5                  | 0101        | 0111      |
| 6                  | 0110        | 0101      |
| 7                  | 0111        | 0100      |
| 8                  | 1000        | 1100      |
| 9                  | 1001        | 1101      |
| 10                 | 1010        | 1111      |
| 11                 | 1011        | 1110      |
| 12                 | 1100        | 1010      |
| 13                 | 1101        | 1011      |
| 14                 | 1110        | 1001      |
| 15                 | 1111        | 1000      |

| Less glitches   |  |                   |  |  |
|---|--|-------------------|--|--|
| 7 →   | • 8 <mark>0</mark> 100 → <b>1</b> 100    | one bit change    |  |  |
| Example. 1 $\rightarrow$ 2 0001 $\rightarrow$ 0011 one bit change |  |                   |  |  |
| Triggers one switch   |  |                   |  |  |
| Gray code   | Gray code Only one bit changes at a time |                   |  |  |
| 7 →   | 8 0111 →1000                             | all 4 bits change |  |  |
| Example. 1 $\rightarrow$  | 2 00 <mark>01 →</mark> 0010              | 2 bits change     |  |  |
| Trigger more switches   |  |                   |  |  |
| Binary code Multiple bits change at a time                        |  |                   |  |  |

# OUTLINE

- Research Background Objective
- What are Glitches
- Gray-code
- Gray-code Input DAC Architecture and Operation
- Simulation Verification by SPICE
- Conclusion

#### 1.Current-steering Gray-Code DAC

#### 2.Charge-mode Gray-Code DAC

#### 3.Voltage-mode Gray-Code DAC

## Current/Voltage Switch Matrix



Switch is DPDT (Double-Pole Double-Throw)

#### 1.Current-steering Gray-Code DAC



Conventional Binary-Weighted current-steering DAC

Gray-Code input current-steering DAC

### Code Conversion



Binary code domain Gray code domain

#### Code domain in Gray-code input current-steering DAC

## A Gray-code input current-steering DAC (data=5)

Data=5



### 2.Charge-mode Gray-code DAC



A binary-weighted capacitor DAC

A Gray-code input charge-mode DAC

#### Sample Mode of a Gray-Code Input Charge-Mode DAC (data=5)



24/44

#### Sample Mode of a Gray-Code Input Charge-Mode DAC (data=5)



25/44

## 3.Voltage-mode Gray-Code DAC



26/44

### A Gray-Code Input Voltage-mode DAC (data=5)



 $V_{out+} = V_r + 4V_r = 5V_r$ 

# OUTLINE

- Research Background Objective
- What are Glitches
- Gray-code
- Gray-code Input DAC Architecture and Operation
- Simulation Verification by SPICE
- Conclusion
1. Simulation of current-steering Gray-Code DAC

2.Simulation of charge-mode Gray-Code DAC

3.Simulation of voltage-mode Gray-Code DAC

4.Verification of glitch reduction

## 1.SPICE Realization of Current-Steering of Gray-Code Input



30/44

## 1.Simulation of current-steering Gray-Code DAC



#### 4bit Current-steering DAC

8bit Current-steering DAC

## 2.SPICE Realization of charge-mode of Gray-Code Input



32/44

## 2. Simulation of charge-mode Gray-Code DAC



### 4bit Charge-mode DAC

8bit Charge-mode DAC

33/44

## 3.SPICE Realization of Voltage-mode of Gray-Code Input



## 3. Simulation of Voltage-mode Gray-Code DAC



#### 4bit Voltage-mode DAC

8bit Voltage-mode DAC

35/44

## 4. Verification of glitch reduction



#### Conventional Current-Steering DAC with switching delay (8bit)

## 4. Verification of glitch reduction



Current-Steering Gray-code input DAC with switching delay (8bit)

## 4. Simulation Result (Up Sweeping)



**Conventional** Current-Steering DAC VS. Current-steering DAC of Gray-code

## 4.Simulation Result (Down Sweeping)



#### Conventional Current-Steering DAC VS. Current-steering DAC of Gray-code

39/44

## 4. Simulation Result (Random Switching Delay)



Conventional Current-Steering DAC VS. Current-steering DAC of Gray-code

40/44

# OUTLINE

- Research Background Objective
- What are Glitches
- Gray-code
- Gray-code Input DAC Architecture and Operation
- Simulation Verification by SPICE
- Conclusion

## Conclusion



• Coding method can lead to robust mixed-signal circuit design.

Gray code was invented by Frank Gray at Bell Lab in 1947.



FRANK GRAY and A. L. Johnsrud in television booth. Behind the glass panels at sides and top are the photo-electric cells.





# Thank you for listening



# Study of Gray Code Input DAC for Glitch Reduction



\*Adhikari Gopal Richen Jiang Haruo Kobayashi Kobayashi Laboratory, Gunma University, Japan

**ICSICT-2016** 2016 IEEE 13<sup>th</sup> International Conference on Solid-State and Integrated Circuit Technology Oct. 25- Oct. 28, 2016

White Horse Lake Jianguo Hotel, Hangzhou, China

# Outline

• Research Objective

Introduction to DAC

oGlitches

OIntroduction to Gray Code

•Gray Code Input DAC

OSwitch Matrix Design

•Voltage Mode Gray Code Input DAC

OCurrent Steering Mode Gray Code Input DAC

•Conclusion

#### ICSICT2016

# Research Objective

 Research and implement DAC for glitch reduction using Gray code input \*(difficult to design)

Approach

Use MOSFETs for DAC design
Utilization of Gray code input for glitch reduction

#### **ICSICT 2016**

# Introduction to DAC

## •Convert digital signal to analog signal



•Signal to be recognized by human senses

•Widely used in signal processing

What are Glitches ?

✓ Voltage spikes

Reasons for glitches
Capacitive coupling
Differences in switching



➢ Glitch behaviour → Dominated by difference in switching
➢ Switching of MSB → Most significant glitches
(Multiple switches changing states at once)

### **ICSICT 2016**

# Glitch Problem and Remedy

## Effects of Glitch

Serious deterioration of images, videos and sounds



## Remedy

- Using high-order reconstruction filter
- Using track/hold circuitry at the DAC output
- Using Gray code input DAC topologies

## **ICSICT 2016**

Extra Space in IC,

# What is Gray code ?

 $\circ$ Gray code  $\rightarrow$  Alternative representation of binary code

 $\circ$ Two adjacent numbers  $\rightarrow$  Only one bit change

**OReflected binary code** 

## **Binary to Gray code conversion**





Binary to Gray code converter

#### **ICSICT 2016**

# Gray Code versus Binary Code

| Binary code Multiple bits change at a time                             | Decimal | Binary | Gray |
|--|---------|--------|------|
|  | 0       | 0000   | 0000 |
| Trigger more switches  | 1       | 0001   | 0001 |
|  | 2       | 0010   | 0011 |
| Example. 1 $\rightarrow$ 2 0001 $\rightarrow$ 0010 2 bits change       | 3       | 0011   | 0010 |
|  | 4       | 0100   | 0110 |
| $7 \rightarrow 8$ 0111 $\rightarrow 1000$ all 4 bits change            | 5       | 0101   | 0111 |
|  | 6       | 0110   | 0101 |
| Gray code Only one bit changes at a time                               | 7       | 0111   | 0100 |
|  | 8       | 1000   | 1100 |
| Triggers one switch  | 9       | 1001   | 1101 |
| Example. 1 $\rightarrow$ 2 0001 $\rightarrow$ 0011 one bit change (B2) | 10      | 1010   | 1111 |
| $7 \rightarrow 8 \dots 0100 \rightarrow 1100$ one bit change (B4)      | 11      | 1011   | 1110 |
|  | 12      | 1100   | 1010 |
| Less glitches  | 13      | 1101   | 1011 |
|  | 14      | 1110   | 1001 |
|  | 15      | 1111   | 1000 |

#### **ICSICT 2016**

# Gray code versus Binary code Timing Diagram



Gray code  $\rightarrow$  Only one bit changes at a time  $0001 \rightarrow 0011$ Binary code  $\rightarrow$  Multiple bits change at a time  $0001 \rightarrow 0010$ 

Using Gray code  $\rightarrow$  Less glitches expected to appear

#### **ICSICT 2016**

# Gray Code Input DAC

# Switch Matrix Design





Switch is DPDT (Double-Pole Double-Throw)



#### **ICSICT 2016**

# Switch Matrix Operation



IN1 = OUT1, IN2 = OUT2

M1, M2  $\rightarrow$  ON, M3, M4  $\rightarrow$  OFF IN1 = Out2 , IN2 =OUT1

#### **ICSICT 2016**





#### **ICSICT 2016**

# Voltage Mode Gray Code Input DAC 4-bit case SPICE Simulation Results



**ICSICT 2016** 

# Voltage Mode Gray Code Input DAC 8-bit case SPICE Simulation Results



#### **ICSICT 2016**

# Voltage Mode Gray Code Input DAC MOSFET Implementation

Aspect ratios W/L for R, 2R, 1.5R, 0.5R



#### **ICSICT 2016**

# Voltage Mode Gray Code Input DAC MOSFET Implementation Simulation Results



**ICSICT 2016** 

Paper ID : S0346

# Current Steering Mode Gray Code Input DAC Circuit Configuration

 $\odot$  IN1, IN2, intermediate stages  $\rightarrow$  binary weighted current sources.

• Gray code alters the way the switches are triggered

○ lout=lout+ - lout -



#### **ICSICT 2016**

Current Steering Mode Gray Code Input DAC Circuit Operation

For 1010 Gray code, S3, S1  $\rightarrow$  ON, the other switches  $\rightarrow$  OFF lout = I + 2I - 4I - 8I = -9Ilout += -I - 2I + 4I + 8I = 9Ilout -IN1 ·. SO lout+ | lout=(lout+)-(lout-) G2 =0 G1 =1 G3 =1 G0

**ICSICT 2016** 

Paper ID : S0346

Gray Code

# Current Steering Mode Gray Code Input DAC SPICE Simulation Results



**ICSICT 2016**
## Current Steering Mode Gray Code Input DAC MOSFET Implementation

M2, M3, M4, M5 generate I, 2I, 4I, 8I (current source)

*M7*, *M8*, *M9*, *M10* generate *I*, *2I*, *4I*, *8I* (current sink)



#### **ICSICT 2016**

## Current Steering Mode Gray Code Input DAC MOSFET Implementation Simulation Results



#### **ICSICT 2016**





#### **ICSICT 2016**

Paper ID : S0346

### R-2R Binary Current Mode DAC



#### **ICSICT 2016**

Paper ID : S0346

## Conclusion

- $\checkmark$  R-2R DACs prone to glitches  $\rightarrow$  Multiple bits switching at a time.
- ✓ Claims of Gray code DACs being difficult to design
  - but successfully designed and simulated
  - Gray code Input DACs reduce glitches considerably
  - ✓ No extra space needed for IC
  - ✓ No extra circuit needed to remove glitches

## Final Statement

Coding method can lead to robust mixed-signal circuit design.

Gray code was invented by Frank Gray at Bell Lab in 1947.



 $F_{\rm RANK}$  GRAY and A. L. Johnsrud in television booth. Behind the glass panels at sides and top are the photo-electric cells.



#### **ICSICT 2016**

# Thank you