## SESSION 13: Image Sensors, Processors, and Displays

## FAM 13.3: An Analog CMOS Network for Gaussian Convolution with Embedded Image Sensing

H. Kobayashi, J.L. White, A.A. Abidi Integrated Circuits & Systems Laboratory, University of California Los Angeles, CA

NATURAL IMAGES are smoothed by Gaussian convolution to suppress visual noise prior to edge enhancement and detection. Convolution with a variable width is useful in adaptively smoothing unfamiliar images, where the scale of the noisy features is not known in advance. Gaussian convolution is inherent in the retinae of biological systems, and has been shown to be mathematically optimal as a filter prior to edge enhancement by differentiation<sup>1</sup>. The circuit described here samples an image in two dimensions, and uses a resistive network to spatially average it according to a Gaussian weighting function whose width is controlled by an electronically variable resistor. A matrix of logarithmic photoreceptors fabricated on the surface of the IC drive currents into the nodes of a mesh consisting of appropriately-ratioed positive and negative resistors. The resulting voltage distribution on the network nodes constitutes the smoothed image. No clocking or digital functions is required in the action of the network.

A resistive mesh implements a spatial averaging operation, in that the voltage at a node is a weighted sum of the voltages at all other nodes. In a network of positive resistors only, the convolution function was necessarily cusped at the peak, so to obtain the flat (zero gradient) peak of a Gaussian, a combination of positive and negative resistors was required<sup>2</sup>. A 1D version of such a network consists of resistors R1 connected to nearest neighbor nodes, negative resistors of magnitude  $R_2 = 4R_1$  connected to second nearest neighbor nodes and resistors Ro from every node to ground (Figure 1a). This may be generalized to two dimensions by implementing the network on a hexagonal grid, and repeating the 1D network at every node in three orientations 60° apart (Figure 1b). When excited by photosensor output currents, the node voltage represents the smoothed output corresponding to that point on the sampled image. The spatial extent of averaging (the convolution width) is changed by varying the resistor R<sub>0</sub>. The network accepts a 2D input (the image), does 2D analog signal processing (the network action), but has a 1D output path (the pads along the periphery). Thus, a clocked addressing scheme is necessary to read out the node voltages from these pads, one row of the network at a time.

It is important to guarantee the spatial and temporal stability of the natural response of a mesh containing negative resistors in the presence of parasitic capacitances. For this mesh, it has been shown that the conditions for both types of stability are identical, and that the mesh is indeed stable in both ways with  $\rm R_2/R_1=4.^2$ 

A prototype network of a 40x45 array of cells along a hexagonal grid is implemented in a standard  $2\mu$ m p-well, double-metal, single-polysilicon CMOS process on a 7.9x9.2mm die. Every node of the network contains the sub-circuits described in the following. A 50x30 $\mu$ m parasitic bipolar transistor is used as the photodetector; its photocurrent is forced into a diode-connected MOSFET operating in subthreshold to obtain a log-compressed output voltage<sup>3</sup>. This is level shifted, applied to a resistively degenerated MOSFET acting as a V-I converter. and used to drive one node of the network. (Figure 2) Connecting resistors from every node to the nearest and second nearest neighbors in 6 directions with only three layers of interconnect poses the greatest challenge of layout: p-well resistors were used to implement R = 5k $\Omega$  compactly. The 20k $\Omega$  negative resistors

were also p-wells with a current inversion circuit acting as a negative impedance converter at the confluence of the six resistors connecting to second nearest neighbors on each node. The circuit imposes the node voltage on the resistors through an op amp, but inverts the polarity of the sum of their currents, effectively making all six resistors appear negative. (Figure 3) A Class AB output stage together with a current mirror affects the current inversion.

The variable resistor is made using two MOSFETs operating in the triode region connected to cancel parabolic nonlinearity, and controlled by V<sub>C</sub>. (Figure 4) The theoretical variation of the width of the Gaussian is as  $(R_0/R_1)^{1/4}$ , so a resistance variable over a range greater than 16:1 was sought to vary the the spatial averaging by a factor of two<sup>2</sup>. A level-normalizing circuit scales the photosensor current output to compensate for the greater attenuation in the network as  $R_0$  is decreased. The network stimulus and response, in the form of the photosensor output voltages and the resulting node voltages on the network, could be measured at the pads one row at a time through analog switches controlled by a personal computer.

The convolution function affected by the network is determined by shining light on the chip through a pinhole, and deconvolving the measured network stimulus from the network response. A near-Gaussian kernel is thus obtained, whose full width at half maximum (FWHM) varies by a factor of 2, from 2.35 grid points to 4.7 grid points, for a 15:1 sweep in the value of  $R_0$ . An image of the character "T" was shown on the chip, and the defocusing action imposed by the network observed. (Figure 5) The network responds to a step change in the width control voltage in less than  $2\mu$ s, but the photoreceptor is slower, responding to an optical step in about  $20\mu$ s. The complete 1800-node network dissipates 2W, of which 75% is due to the quiescent current in the output stage of the current inverter circuit.

This parallel 2D analog computation IC with optical input performs variable Gaussian convolution on coarsely-sampled images in real-time, orders of magnitude faster and with less hardware than conventional digital signal processors (Figure 6). A 2D signal flow through the network could be preserved if its outputs were applied to a second mesh on the same chip customized for another function, making the resulting processor approximate even more closely the structure of a low-level natural vision system.

## Acknowledgments

The authors acknowledge the contributions of A. Nahidipour, B. Furman, T. Matsumoto, B. Mathur and H.T. Wang.

<sup>3</sup>Chamberlain, S.G. and Lee, J.P.Y., "A Novel Wide Dynamic Range Silicon Photodetector and Linear Imaging Array", *IEEE* J. of Solid-State Circuits, Vol. SC-19, p. 41-48; Feb., 1984.

216 • 1990 IEEE International Solid-State Circuits Conference

0193-6530/90/0000-0216\$01.00 © 1990 IEEE

<sup>&</sup>lt;sup>1</sup>Poggio, T., Voorhees, H. and Yuille, A., "A Regularized Solution to Edge Detection", AI Memo, MIT, Cambridge, MA; May, 1985.

<sup>&</sup>lt;sup>2</sup>Kobayashi. H., et al., "A 2D Analog Network for Real Time Image Smoothing", to appear in *IEEE Trans. on Pattern* Analysis and Machine Intelligence.

## ISSCC 90 / FRIDAY, FEBRUARY 16, 1990 / IMPERIAL BALLROOM / FAM 13:3:







 $\label{eq:FIGURE 2-Phototransistor, logarithmic compression FET \\ and current output$ 



FIGURE 3 - Negative resistance implementation through current inverter circuit



FIGURE 4 -- Variable resistor circuit



FIGURE 1b - Generalization of mesh to 2D on a hexagonal grid



FIGURE 5 - Smoothed image (bottom) produced by network to character "T" stimulus (top)

FIGURE 6 - See page 300

\* H. Kobayashi was on leave from Yokogawa Electric Corporation, Tokyo, Japan for the duration of this work, which was supported by grants from Rockwell International, TRW Defense Systems Group, the State of California MICRO Program and the Office of Naval Research.

DIGEST OF TECHNICAL PAPERS • 217



FIGURE 6 - Chip micrograph, on cell (170x200µm) magnified





signal processor.

FAM 13.3: