Background Calibration Algorithm for Pipelined ADC with Open-Loop Residue Amplifier using Split ADC Structure

Takuya Yagi, Kunihiko Usui †, Tatsuji Matsuura †, Satoshi Uemori, Yohei Tan, Satoshi Ito, Haruo Kobayashi
Dept. of Electronic Engineering, Gunma University, Kiryu Gunma 376-8515 Japan email: k_haruo@el.gunma-u.ac.jp
† Renesas Electronics Corporation, Tokyo 100-0004 Japan

Abstract— **This paper describes a background calibration algorithm for a pipelined ADC with an open-loop amplifier using a Split ADC structure. The open-loop amplifier is employed as a residue amplifier in the first stage of the pipelined ADC to realize low power and high speed. However it suffers from nonlinearity, and hence needs calibration; conventional background calibration methods take a long time to converge. We investigated the split ADC structure for background calibration of the residue amplifier nonlinearity and gain error as well as the DAC nonlinearity all together with fast convergence, and validated its effectiveness by MATLAB simulation.**

Keywords: ADC, Self-Calibration, Pipelined ADC, Split ADC, Digitally-Assisted Analog Technology

I. Introduction

Attention is being paid to digitally-assisted technology for pipelined ADC implementation with fine CMOS processes [1], [2], [3]. A residue amplifier in the first stage consumes considerable power, hence an open-loop residue amplifier has been proposed in [1], [2] for its low power and high speed; its nonlinearity is self-calibrated in background. However its calibration convergence time is long, which may cause problems such as long testing time (i.e. high testing cost) [4].

A split ADC structure has been proposed for fast convergence of self-calibration [5], [6], [7], but it is for calibration of the following cases:
(1) Gain error of the residue amplifier and the DAC nonlinearity (DAC capacitor mismatches).
(2) Gain error and nonlinearity of the residue amplifier.
This paper considers to take care of gain error and nonlinearity of the residue amplifier as well as the DAC nonlinearity all together to make the method more practical for low-power, high-speed, high-precision pipelined ADC design and implementation as follows:

1) An open-loop residue amplifier in the first stage.
2) Background digital self-calibration for its nonlineariy as well as its gain error and the DAC nonlinearity.
3) Split ADC structure for fast convergence.

We will describe the above structure and calibration algorithm, and validate its effectiveness (fast convergence and high linearity) by Matlab simulation.

II. Pipelined ADC with Split ADC Structure

Fig.1 shows a block diagram of a pipelined ADC, where DAC capacitor mismatch, finite gain and nonlinearity of the operational amplifier degrade the SNDR of the pipelined ADC; here we consider how to calibrate for them.

Fig.2 shows a Split ADC structure, and it has been shown in [5], [6] that there is a class of background calibration algorithms that can converge quickly with small overhead in terms of power consumption and chip area.

III. Self-Calibration of Pipelined ADC

We here consider using an open-loop residue amplifier (Fig.3) for low power, and calibrating for its large nonlinearity as well as for its gain error and for DAC capacitor mismatch. We model its nonlinearity as follows, assuming a differential open-loop amplifier:

$$g_a(V_a) = V_r = \alpha_1 \cdot V_a + \alpha_3 \cdot V_a^3.$$

A. Residue amplifier nonlinearity calibration

We consider adding "0" or "1, generated pseudo randomly by a random number generator (RNG) to stages 1_A and 1_B (Fig.4) to generate two residue waveforms (Figs. 5, 6), and compensate for the amplifier nonlinearity. (RNGs for stages 1_A and 1_B are designed to be different.) Each stage uses 1-bit redundancy and generates the other residue waveform by adding the offset [1], [2]. The difference in residue waveforms between ADC_A and ADC_B is used to compensate for gain error and DAC capacitor mismatch [5], [6], as described later.

We obtain calibration signals from the difference between residue signals in stages 1_A and 1_B with RNG=0, or 1; four averaged values d_{ab00} (for RNG_A=0, RNG_B=0), d_{ab01} (for RNG_A=0, RNG_B=1), d_{ab10} (for RNG_A=1, RNG_B=0), and d_{ab11} (for RNG_A=1, RNG_B=1). Then we obtain the time-averaged distance h_a of two residue waveforms in stage 1_A for several digital output codes of 4 upper bits (Fig.7). When the upper-four-bit output is "0000", the average distance h_{anl} of two residues can be obtained by "d_{ab00} and d_{ab10}" (or "d_{ab01} and d_{ab11}"), and here the residue waveforms are strongly affected by amplifier nonlinearity. Similarly we can obtain the distances between the residue waveforms for upper-four-bit outputs from "0001" to "1111", and also in stage 1_B.

Digital calibration works to equalize the digitally-corrected average distances for several digital codes, then we have the correct ADC output, with amplifier nonlinearity compensated, in stage 1_A. Similarly we have the correct ADC output in stage 1_B (Fig.8).

978-1-4244-7456-4/10/$26.00 ©2010 IEEE

B. Residue amplifier gain error and DAC capacitor mismatch calibration

This section describes our method of background self-calibration for residue amplifier gain error and DAC capacitor mismatch, based on [3]; this calibration is performed after the above-mentioned nonlinearity calibration.

First, we have only one residue waveform by subtracting the offset (Fig.9). Next, we compensate for slope mismatch of the residue waveforms in stages 1_A and 1_B by multiplying h_a/h$_b$ by the waveform of in stage 1_B (Fig.10). We have a calibration signal of the difference between the ADC$_A$ and ADC$_B$ output codes. Gain error and capacitor mismatch may cause missing codes (Fig.11). Since the reference voltages of sub-ADCs in ADC$_A$ and ADC$_B$ are designed to be different, missing codes in ADC$_B$ can be measured by ADC$_A$, vice versa, and they are corrected (Fig.12, [3]).

IV. Background Self-Calibration Circuit

Fig.13 shows a block diagram of the pipelined ADC with background self-calibration, and Fig.14 shows the analog part employing a Split ADC structure. The first stage is split into ADC$_A$ and ADC$_B$. The digital calibration block consists of block 1 for nonlinearity correction (Fig. 15) and block 2 for gain error and capacitor mismatch correction (Fig. 16).

V. Simulation Results

We have performed Matlab simulation to validate the effectiveness of our proposed method.

Simulation conditions : 12bit 10MS/s pipelined ADC using a residue amplifier with the following nonlinear characteristics:

$$g_a(V_a) = g_m R \cdot \left[\left(\frac{V_a}{V_{ref}} \right) - \frac{1}{8} \left(\frac{V_{ref}}{V_{ov}} \right)^2 \left(\frac{V_a}{V_{ref}} \right)^3 \right].$$

Reference voltage V$_{ref}$=1V, Overdrive voltage V$_{ov}$ = 0.25V, g$_m$R of the amplifier in stage 1A, 1B = 7.5, 7.6 respectively. Capacitor mismatch σ in DAC = 2%. Gain μ in LSM loop in block 1 =1/8192, IIR filter gain μ_3, μ_1 in self-calibration block 1, 2 =1/512, 1/1024 respectively.

Fig.17 shows the output power spectrum for an input frequency of 625kHz, and Fig.18 shows DNL and INL, while Table 1 summarizes the simulation results. We see that our calibration for gain error, capacitor mismatch and nonlinearity is effective. We have also checked convergence time as shown in Fig.19, and it is about 1/100 of the conventional method in [1], [2].

VI. Conclusion

We have proposed a background calibration algorithm for a pipelined ADC with an open-loop residue amplifier using a Split ADC structure; the algorithm compensates for nonlinearity and gain error of the open-loop residue amplifier and DAC capacitor mismatches all together, and provides fast convergence. We have shown by Matlab simulation that the proposed method can converge 100 times faster than a conventional method.

We would like to thank H. San, Y. Takahashi, E. Imaizumi and K. Wilkinson for valuable discussions.

TABLE I

Summary of simulated ADC performance

	No calibration	After calibration for gain error, & C mismatch	After calibration for gain error, C mismatch & nonlinearity
INL [LSB]	+7.2/-4.6	+1.8/-0.94	+0.16/-0.12
DNL [LSB]	+0.18/-0.96	+0.5/-0.93	+0.21/-0.27
SNDR [dB]	50.4	68.5	73.9



Fig. 1. Pipelined ADC topology, and stage circuit non-idealities.

References

[1] B. Murmann and B. E. Boser, *Digitally Assisted Pipeline ADCs Theory and Implementation*, Kluwer Academic Publishers (2004).

[2] B. Murmann and B. E. Boser, "A 12-bit 75-MS/s Pipelined ADC Using Open-loop Residue Amplification", *IEEE Journal of Solid-State Circuits*, Vol.38, No.12 pp.2040-2050 (Dec. 2003).

[3] I. Ahmed and D. A. Johns, "An 11-Bit 45MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage", *IEEE Journal of Solid-State Circuits*, Vol.43, No.7 pp.1626-1637 (July. 2008).

[4] T. Yagi, H. Kobayasyhi, H. Miyajima, Y. Tan, S. Ito, S. Uemori, N. Takai and T. J. Yamaguchi, "Production Test Consideration for Mixed-Signal IC with Background Calibration", *IEEJ International Analog VLSI Workshop*, Chiangmai, Thailand (Nov. 2009).

[5] J. McNeill, M. C. W. Coln, and B. J. Larivee, "'Split ADC" Architecture for Deterministic Digital Background Calibration of a 16-bit 1-MS/s ADC", *IEEE Journal of Solid-State Circuits*, Vol.40, No.12 pp.2347-2445 (Dec. 2005).

[6] J. Li and U. Moon, "Background Calibration Techniques for Multistage Pipelined ADCs with Digital Redundancy" , *IEEE Trans. Circuits and Systems II, Analog and Digital Signal Processing*, Vol. 50, No. 9, pp. 531-538 (Sep. 2003).

[7] A. McNeill, S. Goluguri, A. Nair, " "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC", *IEEE International Symposium on Circuits and Systems*, pp.1237 - 1240 (May 2007).



Fig. 2. Split ADC topology example.



Fig. 3. Example of an open loop amplifier.



Fig. 4. First stage topology in a pipelined ADC.



Fig. 5. Stage1$_A$ input-output characteristics.



Fig. 6. Stage1$_B$ input-output characteristics.



Fig. 7. Estimation of the difference d_{ab00}, d_{ab01}, d_{ab10} and d_{ab11} of the residue curves. (a) Stage1$_A$ residue curves and Stage1$_B$ residue curves in case of RNG$_B$ = 0. (b) Stage1$_A$ residue curves and Stage1$_B$ residue curves in case of RNG$_B$ = 1.



Fig. 8. Estimation of the distance h_{al} and h_{anl} of the residue curves. (a) Before calibration. (b) After calibration.



Fig. 9. Translation of two residue curves into one residue curve.



Fig. 10. Gain mismatch correction between ADC$_A$ and ADC$_B$.



Fig. 11. (a) Transfer curves of Stage1$_A$ and Stage1$_B$. (b) Measurement for missing codes of ADC$_A$ output and ADC$_B$ output in finite gain error and capacitor mismatch case.



Fig. 12. Compensation for finite gain and capacitor mismatch in ADC$_B$.



Fig. 13. Whole ADC block diagram of the proposed topology.



Fig. 14. Analog portion of the proposed pipelined ADC topology.



Fig. 15. Digital calibration block 1-1 (for amplifier non-linearity correction).



Fig. 16. Digital calibration block 2 (for amplifier gain error and capacitor mismatch compensation).



Fig. 17. Simulated ADC output power spectrum obtained by FFT.



Fig. 18. DNL and INL of the ADC output.



Fig. 19. Convergence of 3^{rd}-order term coefficient and mean square error in the LMS loop.