

Fast Testing of Linearity and Comparator Error Tolerance of SAR ADCs

T. Ogawa, H. Kobayashi, S. Uemori,
Y. Tan, S. Ito, N. Takai, T.J.Yamaguchi

Gunma University


Outline


- Research purpose
- SAR ADC
- Fast testing of SAR ADC DC linearity
- Testing of comparator-error tolerance in non-binary SAR ADC
- Conclusion

Outline

- **Research purpose**
- SAR ADC
- Fast testing of SAR ADC DC linearity
- Testing of comparator-error tolerance in non-binary SAR ADC
- Conclusion

Research purpose

- Successive Approximation Register (SAR) ADCs
 - Widely used
 - low sampling rate, high resolution
 - Testing time is long  Costly



- BIST for fast DC linearity testing
- BIST for SAR ADC redundancy check in cooperation with ATE


ATE : Automatic Test Equipment

BIST : Built-In-Self -Test

Outline

- Research purpose
- **SAR ADC**
- Fast testing of SAR ADC DC linearity
- Testing of comparator-error tolerance in non-binary SAR ADC
- Conclusion

SAR ADC Block




SAR ADC is digital centric.

→ Suitable for fine CMOS implementation.


- Small chip area
- Low power
- Not use OP-amp

SAR ADC Principle Operation

- Binary search case -



“Principle of a balance”



$$\boxed{\text{Vin}} = \boxed{8} - \boxed{\begin{matrix} 1 \\ 2 \end{matrix}} = 9$$

Outline

- Research purpose
- SAR ADC
- **Fast testing of SAR ADC DC linearity**
- Testing of comparator-error tolerance in non-binary SAR ADC
- Conclusion

Testing time of SAR ADC


- High resolution (10bit)
- Low sampling speed (1MS/s)
- DC linearity testing time

10 bit \rightarrow 1024 LSBs

10 points / 1LSB

10240 points \times 1us = 10 msec

$\times 3$ Vdd change




90 msec

$\times 3$ Temperature change


1\$ chip \rightarrow 1sec testing time is reasonable.

Mass volume \rightarrow Even 1msec testing time reduction is significant cost reduction.




Fast testing of SAR ADC DC linearity

- DC linearity is the important testing item.
- Testing time reduction
 - cost reduction




- The number of SAR conversion steps reduction during DC linearity testing.

Operation of SAR ADC with BIST



SAR ADC Implementation with BIST




SAR ADC Implementation with BIST

BIST for faster DC linearity testing

Normal weight data

SAR logic

address



Testing mode


Ramp input from ATE

Analog input


Known

Measurement results of 10bit SAR ADC chip

10 steps normal binary operation



5 steps testing mode operation




Results are equivalent.
The basic concept is validated.


Testing time reduction

- Time of setup, settling : 10 msec

- Normal



- Proposed testing



- Data transfer and processing : 10 msec

Conventional : 110 msec


Proposed : 73 msec

33% reduction



Outline

- Research purpose
- SAR ADC
- Fast testing of SAR ADC DC linearity
- **Testing of comparator-error tolerance in non-binary SAR ADC**
- Conclusion

Problem of binary search algorithm



Non-binary search algorithm



Principle of error correction

Expression of “9”

Binary search algorithm

No error correction

Comparator output : **1 0 0 1** ← Only one

$$\text{Dout} = 8 + 4 - 2 - 1 + 0.5 - 0.5 = 9$$

Non-binary search algorithm

error correction

Comparator output : **1 0 1 0 1** ← Multiple


$$\text{Dout} = 8 + 3 - 2 + 1 - 1 + 0.5 - 0.5 = 9$$

Comparator output : **0 1 1 1 1**

$$\text{Dout} = 8 - 3 + 2 + 1 + 1 + 0.5 - 0.5 = 9$$

Comparator-error tolerance testing in non-binary SAR ADC

- In a non-binary SAR ADC, this comparator-error tolerance testing is difficult.



- Proposed simple BIST can check comparator-error tolerance.

- Output patterns are multiple.

Expression of “9”


Error

{ **0** 1 1 1 1 : Comparator error path

{ 1 **0** 1 **0** 1 : Correct path

Not controllable.

Non-binary SAR ADC with BIST



- Small additional digital circuitry.
- ATE provides digital controller functions.

Outline

- Research purpose
- SAR ADC
- Fast testing of SAR ADC DC linearity
- Testing of comparator-error tolerance in non-binary SAR ADC
- **Conclusion**

Conclusion

We have proposed BIST for testing SAR ADCs.

- SAR ADC DC linearity testing time reduction.
 - ➔ Measurement results validate the basic concept.
- Comparator-error tolerance check BIST in non-binary SAR ADCs.
 - ➔ Small additional circuitry in cooperation with ATE.