

# Background Calibration Algorithm for Pipelined ADC with Open-Loop Residue Amplifier Using Split ADC Structure

T.Yagi\*, K.Usui†, T. Matsuura†,  
S.Uemori\*, Y.Tan\*, S.Ito\*, H.Kobayashi\*

\*Gunma University, Japan

†Renesas Electronics, Japan

Presenter: Zach Nosker\*

# Outline

---

- Research purpose
- Self-calibration of pipelined ADC
  - Nonlinearity calibration
  - Gain error and DAC capacitor mismatch calibration
- Background self-calibration circuit
- Simulation results
- Conclusion


# Outline

---

- **Research purpose**
- Self-calibration of pipelined ADC
  - Nonlinearity calibration
  - Gain error and DAC capacitor mismatch calibration
- Background self-calibration circuit
- Simulation results
- Conclusion

# Power Consumption of Pipelined ADC

- First stage amplifier : Consumes considerable power




- [B Murmann JSSC 03]

- First stage amplifier : Open-loop
  - Low power consumption
- Nonlinearity of open-loop amplifier : background self-calibration

# Digitally-Assisted Analog Circuit Test

- Background calibration time → Long



- Total testing time = **Background calibration time** + Functional testing time
- Long testing time → increase testing cost

# Research Purpose

---


- For low power pipelined ADC
  - An open-loop residue amplifier in the first stage
- For high-speed, high-precision pipelined ADC
  - Split ADC structure
  - Background digital self-calibration :  
Nonlinearity of first stage amplifier, Gain error,  
DAC capacitor mismatch calibration
- Demonstrates the effectiveness with MATLAB

# Outline

---

- Research purpose
- **Self-calibration of pipelined ADC**
  - **Nonlinearity calibration**
  - Gain error and DAC capacitor mismatch calibration
- Background self-calibration circuit
- Simulation results
- Conclusion

# Split ADC Structure




- Converge : quickly
- Power consumption : small overhead
- Chip area : small overhead




# Residue Voltage of the First Stage

## •Stage1<sub>A</sub>



## •Stage1<sub>B</sub>




•Shift residue voltage about ADC<sub>A</sub> and ADC<sub>B</sub>

- Both ADCs have same error :

Close to ideal with self-calibration

# Nonlinearity Estimation of Open-Loop Amplifier with Pseudo Random Signal





- Adding pseudo randomly  
→ Generate two residue waveforms
- RNG(A & B) : Set default value to different

RNG: Random Number Generator


# Two Residue Waveforms with Pseudo Random Signal

•Stage1<sub>A</sub>

•Stage1<sub>B</sub>




# Compensation of Amplifier Nonlinearity



•Average distance : Equalize  $\rightarrow$  nonlinearity compensated

# Estimation of Distance "h"



## • Case of stage 1<sub>A</sub>

$$\checkmark \overline{d_{ab00}} - \overline{d_{ab10}} = \overline{h_a}$$

$$\checkmark \overline{d_{ab01}} - \overline{d_{ab11}} = \overline{h_a}$$

## • Case of stage 1<sub>B</sub>

$$\checkmark \overline{d_{ab00}} - \overline{d_{ab01}} = \overline{h_b}$$


$$\checkmark \overline{d_{ab10}} - \overline{d_{ab11}} = \overline{h_b}$$

# Outline

---


- Research purpose
- **Self-calibration of pipelined ADC**
  - Nonlinearity calibration
  - **Gain error and DAC capacitor mismatch calibration**
- Background self-calibration circuit
- Simulation results
- Conclusion

# One Residue Signal Generation from Two Residue Signals



- Case of  $RNG_A = RNG_B = 1$  : subtracting  $h \rightarrow$  one residue signal
- Slope mismatch ( $ADC_A$  and  $ADC_B$ ) : compensate


# Gain Error and DAC Capacitor Mismatch Calibration



- Gain error and C mismatch  
→ Cause missing codes
- Each missing codes : measured by other ADC



# Gain Error and DAC Capacitor Mismatch Calibration




- Case of  $ADC_B$  (vice versa)
  - To compensate, Adding  $\Delta_j$

# Outline


---

- Research purpose
- Self-calibration of pipelined ADC
  - Nonlinearity calibration
  - Gain error and DAC capacitor mismatch calibration
- **Background self-calibration circuit**
- Simulation results
- Conclusion

# Architecture




# Analog Portion of the Proposed Pipelined ADC Topology



# Digital Calibration Block 1-1


## (for Amplifier Nonlinearity Correction)



- Calculate distance “h”

# Digital Calibration Block 2

(for Gain Error and C Mismatch Compensation)



- Calculate missing codes
  - subtract missing codes from several output data

# Outline

---

- Research purpose
- Self-calibration of pipelined ADC
  - Nonlinearity calibration
  - Gain error and DAC capacitor mismatch calibration
- Background self-calibration circuit
- **Simulation results**
- Conclusion

# Validate the Effectiveness with MATLAB

## [Conditions]

### ADC<sub>A</sub> (Stage1<sub>A</sub>)

- C mismatch : 2% ( $\sigma$ )
- Nonlinearity of amplifier :

$$\mathbf{g}_{a1}(\mathbf{V}_{a1}) = 7.5 \cdot \mathbf{V}_{a1} + (-15) \cdot \mathbf{V}_{a1}^3$$

- Nonlinearity correction
  - ✓ LMS loop :
    - $\mu_A = 1/8192$
  - ✓ IIR filter gain :
    - $\mu_{3a} = 1/512$
- Gain error, C mismatch correction
  - ✓ IIR filter gain :
    - $\mu_{1a} = 1/1024$

### ADC<sub>B</sub> (Stage1<sub>B</sub>)

- C mismatch : 2% ( $\sigma$ )
- Nonlinearity of amplifier :



$$\mathbf{g}_{b1}(\mathbf{V}_{b1}) = 7.6 \cdot \mathbf{V}_{b1} + (-15.2) \cdot \mathbf{V}_{b1}^3$$

- Nonlinearity correction
  - ✓ LMS loop :
    - $\mu_B = 1/8192$
  - ✓ IIR filter gain :
    - $\mu_{3b} = 1/512$
- Gain error, C mismatch correction
  - ✓ IIR filter gain :
    - $\mu_{1b} = 1/1024$





# DNL and INL of the ADC output



No calibration



Gain error and capacitor mismatch calibration




Nonlinearity, Gain error and capacitor mismatch calibration







- Calibrate all error : DNL, INL are within  $\pm 0.5$  LSB

# Output Power Spectrum



- Calibrate all error : SNDR=73.9dB

# Convergence of 3<sup>rd</sup>-order term coefficient and mean square error in the LMS loop



MSE:  
Mean Square Error

- $6 \times 10^5$  samples : MSE is less -60dB (10MS/s , 0.06 sec)
- Back-end ADC : 10bit accuracy

# Outline

---

- Research purpose
- Self-calibration of pipelined ADC
  - Nonlinearity calibration
  - Gain error and DAC capacitor mismatch calibration
- Background self-calibration circuit
- Simulation results
- **Conclusion**

# Conclusion

---

- For low power pipelined ADC
  - Using open-loop residue amplifier in the first stage
- Propose the Background calibration algorithm
  - Apply split ADC structure
  - Open-loop residue amplifier
    - Compensate nonlinearity and gain error
  - DAC → Compensate capacitor mismatches
  - Convergence time
    - 100X faster than conventional method