

SAR ADC Algorithm with Redundancy and Digital Error Correction

Tomohiko OGAWA[†], Nonmember, Haruo KOBAYASHI^{†a)}, Member, Yosuke TAKAHASHI[†], Nonmember, Nobukazu TAKAI[†], Masao HOTTA^{††}, Hao SAN^{†††}, Tatsuji MATSUURA^{†††}, Members, Akira ABE^{†††}, Katsuyoshi YAGI^{†††}, and Toshihiko MORI^{†††}, Nonmembers

SUMMARY This paper describes an algorithm for Successive Approximation Register (SAR) ADCs with overlapping steps that allow comparison decision errors (due to, such as DAC incomplete settling) to be digitally corrected. We generalize this non-binary search algorithm, and clarify which decision errors it can digitally correct. This algorithm requires more SAR ADC conversion steps than a binary search algorithm, but we show that the sampling speed of an SAR ADC using this algorithm can be faster than that of a conventional binary-search SAR ADC—because the latter must wait for the settling time of the DAC inside the SAR ADC.

key words: SAR ADC, digital error correction, non-binary, redundancy




Fig. 1 Block diagram of an SAR ADC.

1. Introduction

SAR ADCs embedded in micro-controller chips are widely used in automotive electronics applications [1], and high reliability, high speed and high accuracy, low power and low cost are required in such applications.

In this paper we investigate a generalized non-binary algorithm that uses one comparator and requires M steps for N-bit resolution where $M > N$ —in other words, it uses overlapping steps. Non-binary algorithms with a radix of $2^{N/M}$ have been used in SAR ADCs [2], [3], but here we describe a generalized non-binary algorithm without such radix restrictions. We describe the design methods and possible error correction range, and also show that SAR ADCs using this algorithm can be faster than those using binary search or prior non-binary search algorithms that have to allow for settling time of the DAC inside the ADC.

2. SAR ADC

SAR ADC Characteristics: Low-power SAR ADCs with small chip area are widely used for high-resolution (10–16 bit) and medium-sampling-speed applications, such as automotive, factory automation, and pen digitizer applications [4]–[13].

SAR ADC Configuration: SAR ADCs consist of a sample




Fig. 2 Binary search algorithm of a 5-bit 5-step SAR ADC.

and hold circuit, comparator, DAC, SAR logic circuit and timing generator (Fig. 1).

SAR ADC Operation: Conventional SAR ADCs use a multi-step binary search algorithm (Fig. 2).

3. Binary Search Algorithm

This section explains the binary search algorithm which re-

Manuscript received June 9, 2009.

Manuscript revised September 4, 2009.

[†]The authors are with the Electronic Engineering Department, Graduate School of Engineering, Gunma University, Kiryu-shi, 376-8515 Japan.

^{††}The authors are with the Department of Information Network Engineering, Tokyo City University, Tokyo, 158-8557 Japan.

^{†††}The authors are with the Semiconductor Technology Academic Research Center (STARC), Yokohama-shi, 222-0033 Japan.

a) E-mail: k.haruo@el.gunma-u.ac.jp

DOI: 10.1587/transfun.E93.A.415

alizes N-bit resolution SAR ADC with N steps, and we assume that the analog input range is normalized from 0 to $2^N - 1$. The comparator compares the analog input (V_{in}) and the reference voltage (DAC output), and its output $d(k)$ at k-th step is defined by

$$d(k) = \begin{cases} 1 & \text{(when } V_{in} > V_{ref}(k)) \\ 0 & \text{(otherwise).} \end{cases}$$

We also introduce a variable $s(k)$ defined by

$$s(k) = \begin{cases} 1 & \text{(when } d(k) = 1) \\ -1 & \text{(when } d(k) = 0). \end{cases}$$

The reference voltage in the first step ($V_{ref}(1)$) is given by

$$V_{ref}(1) = 2^{N-1}.$$

If the output of the comparator in (k-1)-th step ($d(k-1)$) is “1,” the reference voltage in k-th step ($V_{ref}(k)$) is given by

$$V_{ref}(k) = V_{ref}(k-1) + 2^{N-k}.$$

If the output of the comparator in (k-1)-th step $d(k-1)$ is “0,” $V_{ref}(k)$ is given by

$$V_{ref}(k) = V_{ref}(k-1) - 2^{N-k}.$$

Thus

$$V_{ref}(k) = 2^N \cdot \left(2^{-1} + \sum_{i=2}^k s(i-1)2^{-i} \right).$$

Then, the ADC output D_{out} is given by

$$\begin{aligned} D_{out} &= d(1)2^{N-1} + d(2)2^{N-2} + \dots \\ &\quad \dots + d(N-1)2 + d(N) \\ &= 2^{N-1} + \left(\sum_{i=2}^N s(i-1)2^{N-i} \right) + \frac{1}{2}(s(N) - 1). \end{aligned}$$

We see that if comparator decision errors occur, D_{out} cannot be corrected because there is no redundancy.

4. Prior Non-binary Algorithm

This section explains a prior non-binary search algorithm which realizes SAR ADC N-bit resolution with M steps ($N \leq M$) using the radix $2^{N/M}$. In this algorithm, the reference voltages (which are different from those with the binary search algorithm) are given by

$$V_{ref}(k) = 2^{N-1} + \left(\sum_{i=2}^k s(i-1)\gamma^{M-i} \right).$$

Here $\gamma = 2^{N/M}$. The SAR ADC digital output is given by

$$D_{out} = 2^{N-1} + \left(\sum_{i=2}^M s(i-1)\gamma^{M-i} \right) + \frac{1}{2}(s(M) - 1)$$

This non-binary algorithm is restricted to the radix $\gamma = 2^{N/M}$.

5. Generalized Non-binary Algorithm

In this section, we propose a generalized non-binary algorithm which realizes N-bit resolution SAR ADC in M steps ($N \leq M$) but it is not restricted to the radix of $2^{N/M}$. We give the reference voltage in k-th step ($V_{ref}(k)$) as follows:

$$V_{ref}(k) = 2^{N-1} + \sum_{i=2}^k s(i-1)p(i). \tag{1}$$

Here $k = 1, 2, \dots, M$, and $p(k)$ is the value for addition to (or subtraction from) the reference voltage in the previous step. Then we have the following ADC digital output:

$$D_{out} = 2^{N-1} + \sum_{i=2}^M s(i-1)p(i) + \frac{1}{2}(s(M) - 1). \tag{2}$$

We have derived that $p(i)$ must satisfy the following:

$$p(1) = 2^{N-1} \tag{3}$$

$$\sum_{i=1}^M p(i) = 2^N - 1 + (\text{over-range}). \tag{4}$$

Note that

- if $N = M$ and $p(i) = 2^{N-i}$, it is equivalent to the binary search algorithm.
- if $p(i) = \gamma^{-i}$ ($\gamma = 2^{N/M}$ and $1 < \gamma < 2$), it is the conventional non-binary search algorithm with radix γ .

Here “over-range (r)” is explained by the following example: the output range of an ordinary 5-bit resolution SAR ADC is from 0 to 31, but that of one with the generalized




Fig. 3 Redundant search algorithm of a 5-bit 6-step SAR ADC (case 1).




Fig. 4 Redundant search algorithm of a 5-bit 6-step SAR ADC (case 2).




Fig. 5 Operation of the redundant search algorithm of a 5-bit 6-step SAR ADC (case 2).

non-binary algorithm of Fig. 3 is from -3 to 34 . Here we call the range from -3 to -1 and also the range from 32 to 34 “over-range ($\pm 3LSB$),” and $r = 3LSB$.

Example 1: Fig. 2 shows the reference voltages of a 5-bit resolution 5-step SAR ADC with the binary search algorithm, where $N = 5, M = 5, p(1) = 16, p(2) = 8, p(3) =$

$4, p(4) = 2, p(5) = 1$.

Example 2: Fig. 3 shows the reference voltages of a 5-bit resolution 6-step SAR ADC using the proposed generalized non-binary algorithm with over-range $r = 3, N = 5, M = 6, p(1) = 16, p(2) = 7, p(3) = 5, p(4) = 3, p(5) = 2, p(6) = 1$.

Example 3: Fig. 4 shows another case of reference voltages of a 5-bit resolution 6-step SAR ADC with the proposed algorithm, where over-range $r = 0, N = 5, M = 6, p(1) = 16, p(2) = 7, p(3) = 4, p(4) = 2, p(5) = 1, p(6) = 1$. Figure 5 shows operation of this SAR ADC when analog input is 23.5 and the output of the comparator is wrong in the second step, but correct ADC digital output is obtained.

6. Non-binary Search Algorithm and Digital Error Correction

For the non-binary search algorithm using Eq. (2), we see that there are 2^M comparison patterns (possible comparator output combination of all M steps) and 2^N output patterns (output codes in binary format), and since M is bigger than $N, 2^M$ is bigger than 2^N . In other words, for a given output level D_{out} , there can be multiple comparison patterns, which means that there is some redundancy. Thus even if the comparator decision in a given step is wrong, correct ADC output may be obtained at the following step.

7. Analysis of Redundancy in Generalized Non-binary Search Algorithm

We define “the redundancy in k-th step ($q(k)$)” as follows:

$$q(k) = -p(k + 1) + 1 + \sum_{i=k+2}^M p(i). \tag{5}$$

$q(k)$ in Eq. (5) indicates the overlap between output ranges of one comparison pattern and the next pattern for the k-th step. Comparator decision error within this range can be corrected.

Proposition 1: Even if the comparator result is wrong in the k-th step, if $|V_{in} - V_{ref}(k)| < q(k)$ is satisfied, we obtain correct ADC output.

Figure 5 shows one example, where the analog input (V_{in}) is 23.5 . The input is compared with $V_{ref}(1) = 16$ in the first step, and the comparator decision is correct. In the second step the input is compared with $V_{ref}(2) = 23$, but the comparator output is wrong. However we obtain the correct ADC output because $|V_{in} - V_{ref}(2)| < q(2), (q(2) = 1)$ is satisfied.

In the case of an N-bit M-step SAR ADC with the generalized non-binary algorithm, we have derived the design method of error correction range or redundancy $q(k)$ ($k = 1, 2, \dots, M$), and the calculation method of $p(k)$ ($k = 1, 2, \dots, M$) as follows:

Proposition 2:

$$2^M - 2^N = \left(\sum_{i=1}^{M-1} 2^i q(i) \right) + 2 \cdot \text{over-range}. \tag{6}$$

Proof: See Appendix.

Example 1: Fig. 2 shows the case for $N = 5, M = 5, p(1) = 16, p(2) = 8, p(3) = 4, p(4) = 2, p(5) = 1, q(1) = q(2) = q(3) = q(4) = q(5) = 0$.

Example 2: Fig. 3 shows the case for over-range $r = 3, N = 5, M = 6, p(1) = 16, p(2) = 7, p(3) = 5, p(4) = 3, p(5) = 2, p(6) = 1, q(1) = 5, q(2) = 2, q(3) = 1, q(4) = 0, q(5) = 0$. The following are satisfied, which agrees with Eq. (A-5):

$$\begin{aligned} p(2) &= 16 - q(1) - q(2) - 2q(3) - 4q(4) - 8q(5) = 7 \\ p(3) &= 8 - q(2) - q(3) - 2q(4) - 4q(5) = 5 \\ p(4) &= 4 - q(3) - q(4) - 2q(5) = 3 \\ p(5) &= 2 - q(4) - q(5) = 2 \\ p(6) &= 1 - q(5) = 1. \end{aligned}$$

As Eq. (6) is satisfied,

$$2^6 - 2^5 = 2q(1) + 4q(2) + 8q(3) + 16q(4) + 32q(5) + 2r.$$

Example 3: Fig. 4 shows the case for over-range $r = 0, N = 5, M = 6, p(1) = 16, p(2) = 7, p(3) = 4, p(4) = 2, p(5) = 1, p(6) = 1, q(1) = 2, q(2) = 1, q(3) = 1, q(4) = 1, q(5) = 0, q(6) = 0$.

Remarks: (i) If an N-bit M-step SAR ADC with the proposed algorithm is designed to satisfy Eq. (6) for redundancy of each step $q(k)$ and over-range $r, p(k)$ that realize these values can be calculated from Eq. (A-2).

(ii) $\sum_{i=1}^{M-1} 2^i q(i)$ is the total number of error correction patterns, because in Eq. (6), $\sum_{i=1}^{M-1} 2^i q(i)$ is equal to (the total number of comparison patterns) - (the total number of output levels). Since the total number of patterns when all comparator decisions are correct is equal to the total number of output patterns, $\sum_{i=1}^{M-1} 2^i q(i)$ is the total number of error correction patterns.

(iii) The coefficient of $q(i)$, “ 2^i ,” of $\sum_{i=1}^{M-1} 2^i q(i)$ in Eq. (6) can be explained as follows: 2^{i-1} is the total number of comparison patterns from the first step to i-th step, and 2 is the number of correction cases: one case is that “1” is in error, and another case is that “0” is in error. Therefore, the sum of length of all arrows of $q(i)$ in Fig. 3 is equal to $\sum_{i=1}^{M-1} 2^i q(i)$.

(iv) The circuit complexity for the generalized non-binary algorithm implementation is almost the same as that for the conventional non-binary one [2], [3] (we just need to change the data of coefficient RAM [10], [11]).

8. DAC Incomplete Settling

We consider the incomplete settling effects of the DAC for generating the reference voltage inside the SAR ADC. We assume that the DAC is a first-order system with a time constant of τ , and the actual reference voltage (DAC output) $V_{ref}^{act}(k)$ at k-th step is given by

$$V_{ref}^{act}(k) = V_{ref}^{act}(k-1) + [V_{ref}(k) - V_{ref}^{act}(k)] [1 - e^{-\frac{T_{step}}{\tau}}].$$

Here T_{step} is the time slot for each step, and also we assume




Fig. 6 Settling of the DAC output to generate a reference voltage at each stage.




Fig. 7 AD conversion time explanation for the binary and non-binary algorithms.

$V_{ref}(1) = V_{ref}^{act}(1) = 2^{N-1}$. The following reference voltage error at k-th step is due to incomplete settling of the DAC output:

$$V_{ref,er}(k) = V_{ref}^{act}(k) - V_{ref}(k).$$

If time slot “ T_{step} ” is long enough, the error becomes small. Note also that the error is smaller in later steps because the change in the reference voltage between steps is smaller. Note that the SAR ADC with the binary algorithm has to wait for the DAC to settle within 1/2 LSB in each step (Fig. 6). The non-binary search algorithm can correct for error due to incomplete DAC settling at the previous step, and we do not have to wait for the DAC to settle within 1/2 LSB (Figs. 7 and 8). Also we can optimize the design of the proposed non-binary algorithm.

We here assume that the DAC is a segmented current-mode DAC (which consists of current sources, current switches and decoder logic circuit) [6] or a segmented capacitor-array DAC [2], [3]. Since we assume the segmented structure DAC, its time constant is always the same at each step. (Also note that if we use pipeline and/or parallel processing logic for decoder part, the decoding time would be relatively small [2].) We are designing the SAR ADC with the proposed algorithm using a capacitor-array DAC and our SPICE simulation shows that its DAC output can be approximated with the first-order model.




Fig. 8 Simulation of the DAC output transition in the SAR ADC for the binary and non-binary algorithms.

Table 1 10-bit 12-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior	Generalized
Time slot for each step	6.3τ	2.2τ	1.9τ
Number of steps	10	12	12
Total conversion time	56.7τ	24.2τ	20.9τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	512	90	512	20
2	323	51	246	40
3	181	28	113	23
4	102	16	65	14
5	57	9	37	9
6	32	5	21	4
7	18	3	13	3
8	10	1	7	2
9	6	1	4	2
10	3	0	2	0
11	2	0	2	0
12	1	0	1	0

9. Discussion

(1) We have simulated and compared the speed (conversion time) the SAR ADCs with the following conditions:

- 10-bit, 12-bit, 14-bit and 16 bit resolution cases.
- Redundant number of steps is 2 or 5 ($M = N + 2$ or $M = N + 5, N = 10, 12, 14, 16$).
- SAR ADC has correct ADC output.
- Time slot of each step is the same.

Tables 1–8 show the results of a simulated conversion-time comparison of SAR ADCs using the binary algorithm, the prior non-binary algorithm and the generalized non-binary algorithm, as well as the design parameter values; their values would be useful for actually designing an SAR ADC with the proposed algorithm. We see that the SAR ADC with the generalized non-binary algorithm is the fastest.

(2) We have discussed theoretically the generalized non-binary SAR ADC algorithms with two or three com-

Table 2 10-bit 15-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior	Generalized
Time slot for each step	6.3τ	2.0τ	1.3τ
Number of steps	10	15	15
Total conversion time	56.7τ	28.0τ	18.2τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	512	285	512	2
2	406	179	255	71
3	256	113	93	46
4	161	70	59	29
5	102	44	38	19
6	64	28	24	13
7	40	18	15	10
8	25	11	9	7
9	16	7	6	5
10	10	5	4	3
11	6	3	3	2
12	4	1	2	2
13	3	0	1	1
14	2	0	1	0
15	1	0	1	0

Table 3 12-bit 14-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior	Generalized
Time slot for each step	7.7τ	2.3τ	2.1τ
Number of steps	12	14	14
Total conversion time	84.7τ	29.9τ	27.3τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	2048	290	2048	26
2	1248	160	1011	125
3	689	89	456	75
4	380	49	253	40
5	210	27	144	24
6	116	15	80	14
7	64	9	45	7
8	35	4	26	5
9	20	2	14	3
10	11	1	8	3
11	6	1	4	1
12	3	0	3	0
13	2	0	2	0
14	1	0	1	0

parators in [12],[13], and we also investigate the implementation of the three comparators case in [4]–[6]. (Here two-comparator case corresponds to 1.5-bit/stage and three-comparator case corresponds to 2-bit/stage.) We have found the following: if we use multiple comparators, the number of conversion steps can be smaller (hence the conversion rate is faster). However we need multiple DACs to generate reference voltages for multiple comparators if we implement directly (i.e., more hardware and power are required). Also the offset mismatch among multiple comparators is a problem for a high resolution SAR ADC (which is different from a pipelined ADC case).

Table 4 12-bit 17-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior	Generalized
Time slot for each step	7.7τ	2.0τ	1.4τ
Number of steps	12	17	17
Total conversion time	84.7τ	32.0τ	22.4τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	2048	901	2048	0
2	1539	552	1024	280
3	944	338	372	178
4	579	207	237	109
5	355	128	153	72
6	217	79	95	49
7	133	48	59	32
8	82	30	38	20
9	50	18	25	13
10	31	11	16	9
11	19	6	10	5
12	12	4	7	4
13	7	3	4	2
14	4	1	3	1
15	3	0	2	1
16	2	0	1	0
17	1	0	1	0

Table 5 14-bit 16-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior	Generalized
Time slot for each step	9.1τ	2.6τ	2.2τ
Number of steps	14	16	16
Total conversion time	118.3τ	39.0τ	33.0τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	8192	970	8192	36
2	4871	529	4078	460
3	2656	289	1827	255
4	1448	157	1016	143
5	790	85	564	79
6	431	46	314	45
7	235	25	174	25
8	128	13	97	14
9	70	7	54	8
10	38	3	30	4
11	21	2	17	3
12	11	1	9	2
13	6	1	5	1
14	3	0	3	0
15	2	0	2	0
16	1	0	1	0

(3) Our SAR ADC implementation with the proposed algorithm is shown in Fig. 9; it consists of a timing generator, a comparator, a capacitor-array DAC and SAR logic with coefficient RAM and adder/subtractor. The coefficient RAM stores the non-binary steps to choose the next reference level. When the comparator output is “1,” the RAM data is read and added to the current reference level with the adder, while it is “0,” the data is subtracted with the subtracter. The result is given to the DAC as its digital

Table 6 14-bit 19-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior	Generalized
Time slot for each step	9.1τ	2.1τ	1.5τ
Number of steps	14	19	19
Total conversion time	118.3τ	37.8τ	27.0τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	8192	2952	8192	0
2	5899	1771	4096	914
3	3540	1063	1591	559
4	2124	637	973	342
5	1275	382	595	209
6	765	229	364	129
7	459	138	222	79
8	275	83	136	49
9	165	50	83	30
10	99	31	51	19
11	59	18	31	12
12	36	12	19	7
13	21	7	12	5
14	13	4	7	2
15	8	2	5	3
16	5	1	2	1
17	3	0	2	1
18	2	0	1	0
19	1	0	1	0

Table 7 16-bit 18-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior	Generalized
Time slot for each step	10.4τ	2.9τ	2.3τ
Number of steps	16	18	18
Total conversion time	156.0τ	49.3τ	39.1τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	32768	3326	32768	36
2	19112	1796	16366	1644
3	10321	969	7379	905
4	5574	523	4059	498
5	3010	283	2233	275
6	1625	152	1228	153
7	878	82	675	84
8	474	44	372	46
9	256	24	205	25
10	138	12	113	14
11	75	7	62	8
12	40	3	34	4
13	22	1	19	3
14	12	1	10	1
15	6	1	6	1
16	3	0	3	0
17	2	0	2	0
18	1	0	1	0

input. This is based on the architecture of [2], [3] and the only RAM contents are changed. Our chip is fabricated and tested, and its details may be reported elsewhere.

Table 8 16-bit 21-step SAR ADC conversion speed comparison and design parameter values.

Algorithm	Binary	Prior —	Generalized
Time slot for each step	10.4τ	2.1τ	1.7τ
Number of steps	16	21	21
Total conversion time	156.0τ	42.0τ	34.0τ

step k	Prior non-binary		Generalized non-binary	
	p(k)	q(k)	p(k)	q(k)
1	32768	9966	32768	0
2	22791	5877	16366	2994
3	13440	3465	6695	1771
4	7926	2043	3959	1048
5	4674	1205	2341	619
6	2756	711	1385	366
7	1625	418	819	217
8	959	247	484	129
9	565	146	286	77
10	333	85	169	46
11	197	50	100	26
12	116	30	60	16
13	68	18	35	9
14	40	10	21	6
15	24	6	12	4
16	14	4	7	3
17	8	2	4	1
18	5	1	3	2
19	3	0	1	1
20	2	0	1	0
21	1	0	1	0




Fig. 9 Block diagram of the designed SAR ADC with the generalized non-binary algorithm.

10. Conclusions

We have proposed and analyzed a generalized non-binary algorithm for a high reliability, high speed SAR ADC. We have developed the design method, and also shown that SAR ADCs with the proposed algorithm are faster than those with binary search or prior non-binary algorithms when we take DAC settling time into account.

Acknowledgments

We would like to thank K. Mashiko, M. Kondo and K. Wilkinson for valuable discussions. Thanks are also due to STARC which is supporting this project.

References

[1] ISSCC Short Course, Automotive Technology and Circuits, Feb.

2005.
 [2] M. Hesener, T. Eichler, A. Hanneberg, D. Herbison, F. Kuttner, and H. Wenske, "A 14 b 40 MS/s redundant SAR ADC with 480 MHz clock in 0.13 μm CMOS," Tech. Digest of ISSCC, Feb. 2007.
 [3] F. Kuttner, "A 1.2 V 10 b 20 MS/S non-binary successive approximation ADC in 0.13 μm CMOS," Tech. Digest of ISSCC, Feb. 2002.
 [4] M. Hotta, A. Hayakawa, N. Zhao, Y. Takahashi, and H. Kobayashi, "SAR ADC architecture with digital error correction," IEEJ Int. Analog VLSI Workshop, Hangzhou, China, Nov. 2006.
 [5] S. Shimokura, M. Hotta, Y. Takahashi, and H. Kobayashi, "Conversion rate improvement of SAR ADC with digital error correction," IEEJ Int. Analog VLSI Workshop, Limerick, Ireland, Nov. 2007.
 [6] M. Kawakami, N. Kawasaki, M. Hotta, H. San, and H. Kobayashi, "Desing of ADC with digital error correction using three comparators," IEEJ Int. Analog VLSI Workshop, Chiangmai, Thailand, Nov. 2009.
 [7] V. Giannini, P. Nuzzo, V. Chironi, A. Baschiroto, G.V. Plas, and J. Craninckx, "An 820 μW 9 b 40MS/s noise-tolerant dynamic-SARADC in 90 nm digital CMOS," Tech. Digest of ISSCC, pp.238–239, Feb. 2008.
 [8] Z. Cao, S. Yan, and Y. Li, "A 32 mW 1.25 GS/s 6b 2b/step SAR ADC in 0.13 μm CMOS," Tech. Digest of ISSCC, pp.542–543, Feb. 2008.
 [9] A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, "A 9.4-ENOB 1 V 3.8 μW 100 kS/s SAR ADC with time-domain comparator," Tech. Digest of ISSCC, pp.246–247, Feb. 2008.
 [10] T. Ogawa, H. Kobayashi, M. Hotta, Y. Takahashi, H. San, and N. Takai, "SAR ADC algorithm with redundancy," IEEE Asia Pacific Conference on Circuits and Systems, pp.268–271, Macao, China, Dec. 2008.
 [11] T. Ogawa, H. Kobayashi, M. Hotta, Y. Takahashi, H. San, and N. Takai, "An SAR ADC algorithm with redundancy and digital error correction," 22th Workshop on Circuits and Systems in Karuizawa, April 2009.
 [12] T. Ogawa, H. Kobayashi, Y. Takahashi, H. San, and M. Hotta, "SAR ADC algorithm with redundancy — 2-comparator case," Technical Meeting on Electronic Circuits, ECT-8-25, IEE Japan, Toyohashi, March 2008.
 [13] T. Ogawa, H. Kobayashi, Y. Takahashi, H. San, and M. Hotta, "SAR ADC algorithm with redundancy — 3-comparator case," 21st Workshop on Circuits and Systems in Karuizawa, April 2008.

Appendix

This Appendix gives the proof of Proposition 2.

It follows from Eq. (5) that

$$p(k + 1) = -q(k) + 1 + \sum_{i=k+2}^M p(i). \tag{A.1}$$

Then we have

$$p(k + 1) = -q(k) + 2^{M-k-1} - \sum_{i=k+1}^{M-1} 2^{i-k-1} q(i). \tag{A.2}$$

We have the following for $k = 1$ from Eq. (A.2):

$$p(2) = -q(1) + 2^{M-2} - \sum_{i=2}^{M-1} 2^{i-2} q(i) \tag{A.3}$$

$$2^{M-2} = p(2) + q(1) + \left(\sum_{i=2}^{M-1} 2^{i-2} q(i) \right) \tag{A.4}$$

$$2^M = 4p(2) + 4q(1) + \sum_{i=2}^{M-1} 2^i p(i). \quad (\text{A}\cdot 5)$$

Also we have the following for $k = 1$ from Eq. (A·1):

$$p(2) = -q(1) + 1 + \sum_{i=3}^m p(i). \quad (\text{A}\cdot 6)$$

From Eq. (A·6) we have

$$2p(2) = -q(1) + 1 + \sum_{i=2}^M p(i). \quad (\text{A}\cdot 7)$$

Also from Eqs. (A·7) and (A·5) we have

$$2^M = 2 \left[-q(1) + 1 + \sum_{i=2}^M p(i) \right] + 4q(1) + \sum_{i=2}^{M-1} 2^i q(i) \quad (\text{A}\cdot 8)$$

$$2^M = 2 \left[1 + \sum_{i=2}^M p(i) \right] + \sum_{i=1}^{M-1} 2^i q(i). \quad (\text{A}\cdot 9)$$

In Eq. (A·9), the left side term 2^M is the total number of comparison patterns and $2(1 + \sum_{i=2}^M p(i))$ on the right side is the total number of output levels. For N-bit resolution, the number of the necessary output levels is 2^N , and hence $2(1 + \sum_{i=2}^M p(i)) = 2^N + 2 \cdot (\text{over-range})$. Thus Eq. (A·9) reduces to

$$2^M - 2^N = \left(\sum_{i=1}^{M-1} 2^i q(i) \right) + 2 \cdot (\text{over-range}).$$

(Q.E.D)

Note that the derivation of Eq. (A·2) is given as follows:
We have the following from Eq. (A·1):

$$p(k+1) = -q(k) + 1 + p(k+2) + \sum_{i=k+3}^M p(i). \quad (\text{A}\cdot 10)$$

We expand Eq. (A·10) using Eq. (A·1):

$$\begin{aligned} p(k+1) &= -q(k) + 1 + \sum_{i=k+3}^M p(i) \\ &\quad + \left(-q(k+1) + 1 + \sum_{i=k+3}^M p(i) \right). \\ p(k+1) &= -q(k) - q(k+1) + 2 \left(1 + \sum_{i=k+3}^M p(i) \right). \\ p(k+1) &= -q(k) - q(k+1) \\ &\quad + 2 \left(1 + p(k+3) + \sum_{i=k+4}^M p(i) \right). \\ p(k+1) &= -q(k) - q(k+1) - 2q(k+2) \\ &\quad + 4 \left(1 + \sum_{i=k+4}^M p(i) \right). \end{aligned}$$

We repeat this procedure and we have Eq. (A·2).



Tomohiko Ogawa received B.E. degree in electronic engineering from Gunma University in 2008, and currently he is a master course student there. His research interests include SAR ADC algorithm and circuit design.



Haruo Kobayashi received B.S. and M.S. degrees in information physics from University of Tokyo in 1980 and 1982 respectively, an M.S. degree in electrical engineering from the University of California at Los Angeles (UCLA) in 1989, and the Dr.Eng. degree in electrical engineering from Waseda University in 1995. He joined Yokogawa Electric Corp. Tokyo, Japan in 1982, and was engaged in research and development related to measuring instruments and mini-supercomputers. From 1994 to 1997, he

was involved in research and development of ultra-high-speed ADCs/DACs at Teratec Corp. and was also an adjunct lecturer at Waseda University. In 1997, he joined Gunma University and presently is a Professor in the Electronic Engineering Department there. His research interests include mixed-signal integrated circuit design and signal processing algorithms. He received the Yokoyama Award in Science and Technology in 2003, and he served as the Guest-Editor-in-Chief of IEICE Trans. on Electronics June 2009 issue.



Yosuke Takahashi received B.E. and M.E. degrees in electronic engineering from Gunma University in 2006 and 2008 respectively, and there he was engaged in research for pipeline ADC digital calibration algorithm and SAR ADC algorithm. In 2008 he joined Tokyo Electric Power Company.



Nobukazu Takai received B.E. and M.E. degrees from Tokyo University of Science, Tokyo, Japan, in 1993 and 1995 respectively, and a Doctor of Engineering degree from Tokyo Institute of Technology, Tokyo, Japan, in 1999. He worked at Tokyo Polytechnic University from 1999 to 2004. In 2004, he became an Assistant Professor of Gunma University. His main interests lie in the field of analog integrated circuit design, especially ultra-low-voltage amplifiers, filter design, and power supply circuitry. He was

awarded the Best Paper Prize from the Institute of Electrical Engineers of Japan in 1999. Dr. Takai is a member of the Institute of Electrical Engineers of Japan and the Institute of Electrical and Electronics Engineers.



Masao Hotta received the Ph.D. degree in electronics from Hokkaido University, Sapporo, Japan, in 1976. In 1976 he was with the Central Research Laboratory, Hitachi Ltd., Tokyo, Japan. He engaged in research and development of high-precision D/A converters, ultra-high-speed D/A converters and high-speed A/D converters. From 1996 to 2003, he was a Manager of Advanced Device Development Department and also a Senior Chief Engineer & Senior Manager of Advanced Analog Technology Center,

Semiconductor & Integrated Circuits Division of Hitachi Ltd. He has worked on the development of mixed-signal LSIs, He conducted development on RF power amplifier modules, RF transceiver LSIs, mixed-signal LSIs and advanced analog cores for SoC. Since 2005, he has been a Professor at Tokyo City University, Tokyo, Japan, working on high performance ADCs, mixed-signal LSI design and wireless systems. Dr. Hotta has served as a chair of IEEE Circuits and Systems Society Japan Chapter, technical program committee members of CICC, BCTM and ASIC/SOC Conference and a chair of Technical Committee on Circuits and Systems, IEICE. He is a fellow of IEEE.



Akira Abe joined Analog Devices of Japan Inc. in 1981, where he designed analog circuitry of analog hybrid IC. Since 1989, he has been with Seiko Epson Corporation, where he has been working on analog circuit design focusing on ADC mainly.



Katsuyoshi Yagi has been with OKI Semiconductor Corporation since 2005, where he has been working on analog circuit design.



Hao San received the B.S. degree in automation engineering from Liaoning Institute of Technology, China in 1993, the M.S. and Dr.Eng. degrees in electronic engineering from Gunma University, Japan, in 2000 and 2004, respectively. From 2000 to 2001, he worked with Kawasaki Microelectronics Inc. He joined Gunma University as an assistant professor in the Department of Electronic Engineering in 2004. In 2009 he joined Tokyo City University as an Associate Professor in the Department of

Information Network Engineering. He has been engaged in research of analog and mixed-signal integrated circuits. He is a member of the IEEE.



Toshihiko Mori was born in Kyoto, Japan, in 1959. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Osaka University, Osaka, Japan, in 1983, 1985, and 1996, respectively. In 1985, he joined Fujitsu Laboratories, Ltd., Kawasaki, Japan. He had done research on resonant tunneling hot-electron transistors until 1996. From 1996 to 1998, he was a Visiting Scholar at Stanford University, Stanford, CA, where he did research on low-power SRAMs. Since 1998–2008, he had

been working on the research and development of CMOS Analog and RF circuits and its design environment. Since 2008, he has been working for a joint research between universities and the industry with the Semiconductor Technology and Academic Research Center, Yokohama, Japan. He is also a visiting professor of Tokyo Institute of Technology.



Tatsuji Matsuura received the B.E. and M.E. degrees in mathematical engineering and instrumentation physics from the University of Tokyo, Japan, in 1976 and 1978, and Ph.D. degree in physical electronics from Tokyo Institute of Technology, Japan in 2009. He joined the Central Research Lab. Hitachi, Ltd, in 1978 where he has been engaged in the research and development of picture-processing LSIs and high-speed A/D and D/A converters. Since 1995, he has been with the Semiconductor and Integrated Circuit Group, Hitachi, Ltd. Since 2004, he is in Renesas Technology, and belongs to advanced analog technology div., where he is a senior chief engineer. He is a member of the IEEE. He served as a technical program committee of CICC (Custom Integrated Circuit Conference) for analog sub-committee since 1996 to 2003. Since 2005, he serves as a technical program committee of ISSCC(International Solid-State Circuit Conference) for data converter sub-committee.