




Challenge for Analog Circuit Testing in Mixed-Signal SOC

Haruo Kobayashi
Gunma University

k_haruo@el.gunma-u.ac.jp

Contents

1. Introduction
2. Review of Analog Circuit Testing in Mixed-Signal SOC
3. Research Topics
4. Challenges & Conclusion

Contents

1. [Introduction](#)
2. Review of Analog Circuit Testing in Mixed-Signal SOC
3. Research Topics
4. Challenges & Conclusion

Sense of balance is important

- Analog portion continues to be difficult part of SOC test.
- Balance between costs and benefits is important in LSI testing.



This makes issues and challenges of analog circuit testing in mixed-signal SOC to be clear and logical.

Contents

1. Introduction
2. Review of Analog Circuit Testing in Mixed-Signal SOC
3. Research Topics
4. Challenges & Conclusion

Management Strategy

- Strategy 1 :
Use low cost ATE and develop analog BIST to make testing cost lower.
- Strategy 2 :
Use high-end mixed-signal ATE as well as its associated services & know how. Fast time-to-market & no BIST can make profits much more than testing cost.

Save or Earn

ATE: Automatic Test Equipment
BIST: Built-In Self-Test

Low Cost Testing

Ideal :

- 100% chips work well. No testing

Reality :

- Low cost ATE
- Short testing time
- Multi-site testing
(Simultaneous multiple-chip test)
- Minimum or no chip area penalty for BIST

A penny saved is a penny earned.

Benefits of Testing

- **Better quality:** Less penalty costs for repairing/replacing faulty LSI
- **Diagnosis**
Automotive application IC
 very high reliability
- **Yield enhancement**
Testing and DFT can help
yield enhancement

DFT: Design For Testability

Test and Measurement are different

- **Production Test : 100% Engineering**

Decision of “Go” or “No Go”

For example, it can be performance comparison between DUT and “Golden Device”.

LSI testing is production/manufacturing engineering.

- **Measurement : 50% Science, 50% Engineering**

Accurate performance evaluation of circuit


Measurement can be costly, but testing should be at low cost.

Equivalent-time Sampling in Testing

- **Production Test :**

Input signal is controllable

➡ Equivalent-time sampling




Waveform
reconstruction
of repetitive signal

- **Measurement :** Input signal is unknown


Equivalent-time sampling can test high frequency signal at low cost.

On-Wafer Probing Testing

- On-wafer testing before packaging reduces IC cost.
- Probing has some issues:
 - On-resistance of probing
 - Probing damages PAD
 - ➡ MEMS probe may alleviate it.
 - High-frequency signal probe is costly
 - ➡ No test after yield becomes better.
 - Multi-site probing is difficult.
- Wireless communication technology may realize contact-less probing.



From Computer Desktop Encyclopedia
Reproduced with permission.
© 1996 Texas Instruments, Inc.



Analog BIST

- BIST for digital : Successful
(scan path, memory BIST)
BIST for analog : Not very successful
 - Digital test : Functionality → Easy
Analog test : Functionality & Quality → Hard
- Analog: parametric fault as well as fatal fault.
- Prof. A. Chatterjee
- Specification-based Test Alternative Test Defect-based Test
- In many cases
 - Analog BIST depends on circuit.
 - No general method like scan path in digital.
 - One BIST, for one parameter testing

Two Contradictions of Analog BIST

- Analog BIST has to have no defects.
- Analog BIST often has to have better performance than circuit under test.




To solve these contradictions,
analog BIST must be small & simple.

Analog BIST chip area and testing cost are trade-off.

Analog BIST Example

- $\Delta\Sigma$ modulation for signal generation
- Time-domain analog processing
- Analog boundary scan
- Use of power supply line
- Oscillation during test (analog filter, OpAmp)




- “Controllability”, “Observability” are useful concepts.

Robust Design and Testing

Robust design makes its testing difficult.

- Feedback suppresses parameter variation effects.
- Self-calibration and redundancy hide defects in CUT.
- Background calibration takes long time for its testing due to calibration convergence.



Robust design (yield enhancement) and testing cost reduction are trade-off.

ADC Testing (DC Linearity)

- DC linearity test is the most important.
 - Precise ramp generation is challenging.
 - High resolution ADC ➡ long testing time
- DC testing time is proportional to number of codes / sampling frequency

largeslow

High resolution ADC DC linearity test takes long time and is costly.

ADC Testing (AC Performance)

- ADC AC performance testing
 - Sampling clock jitter
 - High frequency input signal
- We have to build low clock jitter system and apply high frequency input signal.
No alternative method so far.

Development of ADC AC performance testing system is costly.

RF Testing

- RF testing technology is different from analog testing technology.
- Testing item examples:
 - EVM test
 - System level testing, GSM/EDGE
 - AM/PM distortion
 - Jitter, Phase noise
- High-speed I/O testing is another challenging area.

Seven Rules of Mixed-Signal DFT & BIST

- ① Oversampling the test output signal.
- ② Undersampling of a high-frequency periodic signal.
- ③ Differential measurement of the test output signal.
- ④ Use digital techniques as much as possible.
- ⑤ Apply off-line calibration, auto-zero techniques.
- ⑥ Exploit redundancy in CUT to provide test reference
- ⑦ Reuse circuit under test parts to perform test


K. Arabi
(Qualcomm),
IEEE VTS 2010

ATE for Mixed-Signal Testing

- Analog part is costly for development.
- Analog BIST is also beneficial for mixed-signal ATE manufacturer
- ATE must be designed with today's technology for next generation **higher performance** chip testing.



Interleaved ADC used in ATE to realize very high sampling rate with today's ADCs



Low Cost ATE

- Digital ATE
 - No analog option such as Arbitrary Waveform Generator: AWG
 - Input/output are mainly digital.
- Replacement of analog ATE with digital ATE
 - Multi-site testing becomes possible.
 - Still short testing time is important.
- Secondhand ATE, In-house ATE

Cooperation among Engineers

- Collaboration is important
 - Circuit designer
 - LSI testing engineer
 - ATE manufacturer engineer
 - Management
 - LSI testing researcher in academia
- For example, analog BIST acceptance by circuit designer is needed.
- Strong background of analog circuit design as well as LSI testing is required for analog testing research.

New Trend

On-chip Instrumentation

On-chip instrumentation is becoming a must for LSI testing.

Example:

- On-chip temperature sensors
- On-chip voltage sensors
- On-chip jitter measurement DFT
- On-chip signal generation DFT

Contents

1. Introduction
2. Review of Analog Circuit Testing in Mixed-Signal SOC
3. [Research Topics](#)
4. Challenges & Conclusion


Research Topics 1

ADC Linearity Test Signal Generation
for Short Testing Time

Ref. [5] S. Uemori, et. al., ADC Test Signal Generation
IEEE APCCAS (Dec. 2010)


DC linearity testing time for
a high-resolution low-sampling ADC is long,
and it is costly.

Conventional ADC Linearity Test Signals



Ramp input

Accuracy is limited




Single sine wave input



Large number of data
is required

ADC Output Histograms

- In some mixed-signal SOCs, accurate ADC linearity evaluation is required around the middle of its input range.



Proposed Method




$$V_n = \frac{\cos((2n-1)wt)}{(2n-1)^2} \quad n=1,2,\dots$$

$$V_{in} = \frac{4}{\pi} (V_1 + 2.6 \cdot V_2 + 1.8 \cdot V_3 + 1.4 \cdot V_6 + 1.2 \cdot V_7)$$




Histogram for the middle of ADC input range increases.

Simulation Results of Proposed Method




Several cases

Input waveform



Corresponding histograms

System for Generating Proposed Test Signal



- DSP synthesizes multi-tone signal.
- Analog filter eliminates their harmonics.



Histogram for the middle of ADC input range is high.

Effectiveness of Proposed Method

Example: 12bit 100kS/s SAR ADC

Conventional method: testing time = 1780 msec



Reduction by half by the proposed method

Table: ADC Testing Time with ATE

	Content	Time
1)	Setup time for module	less than 1 msec
2)	Settling time for module and DUT	several msec
3)	DC linearity testing time	$2^{bit} \times (16 \sim 64) \times (\text{ADC conversion time})$
4)	SINAD testing time	$2^{bit} \times (1 \sim 4) \times (\text{ADC conversion time})$
5)	Time for data transfer and operation	several msec
6)	Other test time	several msec

Research Topics 2

High-Resolution High-Linearity

Time-to-Digital Converter (TDC)


for Jitter Measurement BIST, digital sensor interfaces.

TDC is a key component as analog BIST.



Ref. [3] S. Ito, et. al.,

Stochastic TDC Architecture with Self-Calibration,
IEEE APCCAS (Dec. 2010)

Basic TDC architecture



Timing chart




Encoder

Thermometer code

binary code

Bubble Error Compensation



DFF output Dout


0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	1
1	1	0	0	0	0	0	0	0	0	2
1	1	1	0	0	0	0	0	0	0	3
1	1	1	1	0	0	0	0	0	0	4
1	1	1	1	1	0	0	0	0	0	5
1	1	1	1	1	1	0	0	0	0	6
1	1	1	1	1	1	1	0	0	0	7
1	1	1	1	1	1	1	1	0	0	8

DFF offset,
buffer delay
mismatch




bubble error

1	0	1	0	0	0	0	0	0	0	2
1	1	1	0	0	0	0	0	0	0	3
1	1	1	0	1	0	0	0	0	0	4
1	1	1	0	1	0	1	0	0	0	5
1	1	1	0	1	0	1	1	0	0	6




thermometer

Encoder Counts # of 1's from DFF Outputs




Bubble error effects
are suppressed. 35


Proposed TDC Architecture with Self-Calibration




Self-Calibration Mode



Normal Operation Mode




Principle of Self-Calibration




Simulation Result of Self-Calibration

Histogram for each bin is the same when the TDC is linear.




before calibration






after calibration

Stochastic TDC for Fine Time Resolution




Fine Time Resolution of Stochastic TDC



- Encoder (# of 1's counter) and self-calibration make the stochastic TDC practical.

Important for
automotive
applications

Self-Testing Function



All flip-flops are reset.

Then, Johnson counter configuration starts self-testing.

Research for Future Mixed-Signal SOC Architecture

- Self-Calibration
- Self-Testing
- Self-Diagnosis
- Self-Repairing



Self-Completed Mixed-Signal SOC


Research Topics 3

Optimization of the trade-off
between the sampling speed and power
of an SAR ADC at production testing.

Ref. [4] T. Ogawa, et. al., “SAR ADC That is Configurable
to Optimize Yield”, IEEE APCCAS (Dec. 2010)

SAR ADC Yield Enhancement


SAR ADC Block




SAR ADC is digital centric.

→ Suitable for fine CMOS implementation.

Binary Search Algorithm




“Principle of a balance”





$$\boxed{\text{Vin}} = \begin{array}{c} \boxed{4} \\ \boxed{8} \end{array} - \begin{array}{c} \boxed{1} \\ \boxed{2} \end{array} = 9$$

Problem of Binary Search Algorithm



Non-binary Search Algorithm



Non-binary Search Algorithm

Binary search algorithm(4-bit 4-step)

$$Dout = 2^3 + \underline{2^2} \cdot d_1 + \underline{2} \cdot d_2 + \underline{1} \cdot d_3 + 0.5 \cdot d_4 - 0.5$$

Binary (Radix :2)

Non-binary search algorithm
(4-bit 5-step)

$$Dout = 2^3 + \underline{\gamma^3} \cdot d_1 + \underline{\gamma^2} \cdot d_2 + \underline{\gamma} \cdot d_3 + \underline{1} \cdot d_4 + 0.5 \cdot d_5 - 0.5$$

Radix : γ

$$\gamma = 2^{\frac{3}{4}}$$

$d_k : +1 \text{ or } -1$

Principle of Error Correction

Binary search algorithm

Comparator output : **1 0 0 1** ← Only one

$$\text{Dout} = 8 + 4 - 2 - 1 + 0.5 - 0.5 = 9$$

Non-binary search algorithm


Comparator output : **1 0 1 0 1** ← Multiple

$$\text{Dout} = 8 + 3 - 2 + 1 - 1 + 0.5 - 0.5 = 9$$


Comparator output : **0 1 1 1 1**

$$\text{Dout} = 8 - 3 + 2 + 1 + 1 + 0.5 - 0.5 = 9$$

Non-binary SAR ADC is faster



Settling of the DAC output to generate a reference voltage at each stage.



Non-binary SAR ADC can be faster
If DAC settling is considered.

Basic Idea

Example: 10MS/s 10bit SAR ADC

Fast chip

Estimated DAC time constant
 $\tau = 3.5\text{ns}$

SA Algorithm
10-bit 11-step

Low power
due to 11 steps

Slow chip


Estimated DAC time constant
 $\tau = 4.5\text{ns}$

SA Algorithm
10bit 13-step


Power increases
due to 13 steps

Both chips can meet the spec. of 10MS/s

Interface of Reconfigurable Non-Binary SAR ADC




Block Diagram of Reconfigurable Non-binary SAR ADC



DAC Settling Time Estimation Algorithm

step →

1	2	3	4	5	6	7	8	9	10	11	12	ADC output
1	1	0	0	0	0						0	734
1	1	0	0	0	0						0	734
1	1	0	0	0	0	0	1	1	1	0	0	734
1	1	0	0	0	0	0	1	1	1	0	0	734
1	1	0	0	0	0	0	1	1	1	0	0	734
1	1	0	0	0	0	0	1	1	0	1	1	733
1	1	0	0	0	0	0	1	1	0	1	1	733
1	0	1	1	0	1	0	1	0	0	1	1	733
1	0	1	1	0	1	0	1	0	0	1	1	732
1	0	1	1	0	1	0	0	1	1	1	0	732
1	0	1	1	0	1	0	0	1	1	1	0	732
1	0	1	1	0	1	0	0	1	1	0	1	731
1	0	1	1	0	1	0	0	1	1	0	1	731




Comparator output pattern → DAC output waveform

can estimate DAC time constant T

Reconfiguration of Non-binary SAR ADC

Cooperation
with ATE




τ is large (slow process) $\longrightarrow$ Satisfy speed spec. with large M


τ is small (fast process) $\longrightarrow$ Decrease power with small M

M : number of SA steps

Reconfigurable Non-Binary SAR ADC Implementation and Measurement Results




0.18um CMOS
2.5mm x 2.5mm
with two SAR ADCs




SNDR comparison of
10-step (binary) and 12-step (non-binary)

Measurement Result of 10bit 12step SAR ADC



DAC output waveform estimation

DAC output ringing



No ringing

Reconfigurable Chip

- Conventional reconfigurable chip
 - ➔ to meet different specifications.
- Proposed reconfigurable chip
 - ➔ to meet one specification (speed)
 - save chips with slow process
 - reduce power of chips with fast process

Contents

1. Introduction
2. Review of Analog Circuit Testing in Mixed-Signal SOC
3. Research Topics
4. Challenges & Conclusion

Challenges of Analog Testing

- Analog part testing is important for mixed-signal SOC cost reduction.
- Sense of balance between LSI testing cost and benefits is important.
- Solve the problems one by one.
No general or systematic method.
- Analog BIST technique progress may be slow but it is steady.
- On-chip instrumentation will be must.
- Use engineering sense, as well as science 62

Challenges of Analog Testing

- Use all aspects of technologies

- Circuit technique
- Cooperation among BIST, BOST & ATE
- Signal processing algorithm
- Use resources in SOC

BOST:

Built-Out Self-Test

such as μ P core, memory, ADC/DAC

Especially **utilization of powerful digital in SOC.**

No royal road to analog testing



Gunma Univ. has been involved in this area
collaborating with industry (STARC, Advantest, ...)

Acknowledgements

H. Miyashita, O. Kobayashi, K. Rikino,
S. Kishigami, Y. Yano, T. Gake,
T. Yamaguchi, T. Matsuura, N. Takai,
K. Niitsu, T. Mori, S. Arai, Y. Furukawa,
K. Asami, T. Komuro, Y. Yamada
for valuable comments, and
STARC which is supporting this project.

References

Some of the pdf files can be downloaded from

<http://www.el.gunma-u.ac.jp/~kobaweb/>

- [1] T. Yagi, H. Kobayashi, Y. Tan, S. Ito, S. Uemori, N. Takai, T. J. Yamaguchi, "Production Test Consideration for Mixed-Signal IC with Background Calibration", IEEJ Transactions on Electrical and Electronic Engineering, vol.5, no.6, pp.627-631 (Nov. 2010).
- [2] K. Asami, H. Miyajima, T. Kurosawa, T. Tateiwa, H. Kobayashi, "Timing Skew Compensation Technique using Digital Filter with Novel Linear Phase Condition," IEEE International Test Conference, Austin, TX (Nov. 2010).
- [3] S. Ito, S. Nishimura, H. Kobayashi, S. Uemori, Y. Tan, N. Takai, T. J. Yamaguchi, K. Niitsu, "Stochastic TDC Architecture with Self-Calibration," IEEE Asia Pacific Conference on Circuits and Systems, Kuala Lumpur, Malaysia (Dec. 2010).
- [4] T. Ogawa, H. Kobayashi, Y. Tan, S. Ito, S. Uemori, N. Takai, T. J. Yamaguchi, T. Matsuura, "SAR ADC That is Configurable to Optimize Yield," IEEE Asia Pacific Conference on Circuits and Systems, Kuala Lumpur, Malaysia (Dec. 2010).
- [5] S. Uemori, T. J. Yamaguchi, S. Ito, Y. Tan, H. Kobayashi, N. Takai, "ADC Linearity Test Signal Generation Algorithm," IEEE Asia Pacific Conference on Circuits and Systems, Kuala Lumpur, Malaysia (Dec. 2010).
- [6] 上森聡史、伊藤聡志、古川靖夫、山口隆弘、浅見幸司、小林春夫「SoC 内ADCテスト信号生成アルゴリズム」(予稿)電子情報通信学会 総合大会、仙台 (2010年3月)

- [7] 浅見 幸司, 黒沢 烈士, 立岩 武徳, 宮島 広行, 小林 春夫「インターリーブADCでのタイミングスキュー影響のデジタルフィルタによる補正技術」電子情報通信学会、第23回 回路とシステム(軽井沢)ワークショップ(2010年4月).
- [8] 小林春夫、山口隆弘「デジタルアシスト・アナログテスト技術 (Digitally-Assisted Analog Test Technology)」電子情報通信学会 集積回路研究会、大阪 (2010年7月) (招待)
- [9] 丹 陽平、小林 春夫、上森 聡史、伊藤 聡志、高井 伸和、山口 隆弘「I, Q残差パイプラインAD変換器アーキテクチャ」電気学会 電子回路研究会、北海道(2010年6月)
- [10] 上森聡史、山口隆弘、伊藤聡志、丹陽平、小林春夫、高井伸和「ミクスト・シグナルSOC内ADCの線形性テスト信号生成アルゴリズム」第63回FTC研究会、埼玉県秩父郡 (2010年7月)
- [11] 加 藤啓介、小林春夫、「任意波形発生器での2トーン信号相互変調歪みのデジタル補正」電子情報通信学会 ソサイエティ大会、大阪 (2010年9月)
- [12] 若林和行、小林修、小林春夫、松浦達治、「信号発生器用DACの非線形性補正」電子情報通信学会 ソサイエティ大会、大阪 (2010年9月)
- [13] 山田貴文、若林和行、上森聡史、小林修、加藤啓介、小林春夫「デルタシグマDAC信号発生回路でのデジタル歪補正技術」電気学会 電子回路研究会、山梨 (2010年10月)
- [14] K. Asami, H. Suzuki, H. Miyajima., T. Taura, H. Kobayashi, "Technique to Improve the Performance of Time- Interleaved A-D Converters with Mismatches of Non- linearity," IEICE Trans. Fundamentals, vol.E92-A, no.2, pp. 374-380(Feb. 2009).
- [15] T. Ogawa, H. Kobayashi, S. Uemori, Y. Tan, S. Ito, N. Takai, T. J. Yamaguchi "Fast Testing of Linearity and Comparator Error Tolerance of SAR ADCs," IEEJ International Analog VLSI Workshop, Chiangmai, Thailand (Nov. 2009).
- [16] 小林 春夫「ナノCMOS時代のアナログ回路 - デジタルアシストAD変換技術を中心として-」電子情報通信学会、第22回 回路とシステム(軽井沢)ワークショップ(2009年4月) (招待)

- [17] (Invited) H. Kobayashi, "Issues and Challenges of Analog Circuit Testing in Mixed-Signal SOC," 東京大学VDEC「アドバンテストD2T寄附研究部門」D2Tシンポジウム(2009年12月)
- [18] K. Asami, H. Suzuki, H. Miyajima., T. Taura, H. Kobayashi, "Technique to Improve the Performance of Time-Interleaved A-D converters with Mismatches of Non-linearity", The 17th Asian Test Symposium, Sapporo (Nov. 2008).
- [19] 小室 貴紀、ヨッヘン・リヴォアル、清水 一也、光野 正志、小林 春夫、「タイムデジタイザを用いたAD変換器アーキテクチャ」、電子情報通信学会誌 和文誌C vol. J90-C, no.2, pp.125-133 (2007年2月)
- [20] 上森 将文、小林 謙介、光野 正志、清水 一也、小林 春夫、戸張 勉、「広 帯域高精度サンプリング技術」、電子情報通信学会誌 和文誌C vol. J90-C, no.9, pp.625-633 (2007年9月).
- [21] T. Komuro, S. Sobukawa, H. Sakayori, M. Kono, H. Kobayashi, "Total Harmonic Distortion Measurement System for Electronic Devices up to 100MHz with Remarkable Sensitivity", IEEE Trans. on Instrumentation and Measurement, Volume 56, Issue 6, pp. 2360 - 2368 (Dec. 2007)
- [22] 趙楠、高橋洋介、光野正志、亀山修一、馬場雅之、小林春夫、「アナログバウンダリスキャンの測定評価と応用の検討」、FTC研究会、伊豆(2007年7月)
- [23] T. Komuro, N. Hayasaka, H. Kobayashi, H. Sakayori, "A Practical Analog BIST Cooperated with an LSI Tester", IEICE Trans.Fundamentals, E89-A, no.2, pp.465-468 (Feb. 2006).
- [24] 高橋洋介、林海軍、小林春夫、小室貴紀、高井伸和、「発振を利用したアナログフィルタのテスト・調整」、電気学会、電子回路研究会、桐生(2006年3月).
- [25] 小室貴紀、小林春夫、酒寄寛、光野正志、「ミックスド・シグナルLSIテスト技術の基礎(前編)-システムLSIの品質・信頼性を保証するための基盤技術-」、Design Wave Magazine、pp.108-117 (2005年6月).

- [26] 小室貴紀、小林春夫、酒寄寛、光野正志、「ミックスド・シグナルLSIテスト技術の基礎(後編) -MEMS 技術がLSI テストの課題を解決-」、Design Wave Magazine、pp.94-102 (2005年7月).
- [27] 本木義人、菅原秀武、小林春夫、小室貴紀、酒寄寛、「通信用AD変換器テスト評価のためのマルチトーン・カーブ・フィッティング・アルゴリズム」、電子情報通信学会和文誌C、vol.J86-C, no.2, pp.186-196 (2003年2月).
- [28] H. Kobayashi, K. Kobayashi, M. Morimura, Y. Onaya, Y. Takahashi, K. Enomoto, and H. Kogure, "Sampling Jitter and Finite Aperture Time Effects in Wideband Data Acquisition Systems", IEICE Trans. on Fundamentals, vol. E85-A, no. 2 (Feb. 2002).
- [29] N. Kurosawa, H. Kobayashi and K. Kobayashi, "Channel Linearity Mismatch Effects in Time-Interleaved ADC Systems", IEICE Trans. on Fundamentals, vol. E85-A, no. 4, pp.749-756 (April 2002).
- [30] M. Kimura, K. Kobayashi and H. Kobayashi, "A Quasi-Coherent Sampling Method for Wideband Data Acquisition", IEICE Trans. on Fundamentals, vol. E85-A, no. 4, pp.757-763, (April 2002).
- [31] N. Kurosawa, H. Kobayashi, H. Kogure, T. Komuro and H. Sakayori, "Sampling Clock Jitter Effects in Digital-to-Analog Converters", Measurement, vol.31, no.3, pp.187-199 (March 2002).
- [32] M. Kimura, A. Minegishi, K. Kobayashi, and H. Kobayashi, "A New Coherent Sampling System with a Triggered Time Interpolation", IEICE Trans. On Fundamentals, vol. E84-A, no. 3, pp.713-719 (March 2001).
- [33] N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit Analysis of Channel Mismatch Effects in Time-Interleaved ADC Systems", IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, vol.48, no.3, pp.261-271 (March 2001).