

# Self-Calibration Technique of Pipeline ADC Using Cyclic Configuration

Yohei Tan, Daiki Oki, Yu Liu, Zachary Nosker, Haruo Kobayashi, Osamu Kobayashi †, Tetsuji Matsuura, Atsuhiko Katayama, Li Quan, Ensi Li, Kiichi Niitsu, Nobukazu Takai

Department of Electronic, Graduate School of Engineering Gunma University, 1-5-1 Tenjin-cho, Kiryu 365-8515, Japan

K\_haruo@el.gunma-u.ac.jp


† Semiconductor Technology Academic Research Center(STARC), Yokohama 222-0033 Japan

## Introduction

### Research Objective


### Pipeline ADC Configuration

### Concept of This Work




## Proposed Calibration Technique

### Proposed 10-bit Pipeline ADC with Self-Calibration




## Verification with MATLAB Simulation

### DNL and INL Simulation Results




### FFT Results of ADC Output




## Circuit Design

### Cyclic ADC Configuration of Each Stage in Calibration Mode



## Summary

### Conclusion



	Conventional technique	Proposed technique
Linearity	MAX DNL: +2.1/-0.72 MAX INL: +2.5/-2.5	MAX DNL: +0.73/-0.63 MAX INL: +1/-0.98
SNR	53.4dB	58.1dB
THD	-59.2dB	-72.9dB
SNOB	52.4dB	58.2dB
ENOB	8.4bit	9.4bit

### References

- [1] A. Verma, B. Razavi, "A 10b 500MS/s 55mW CMOS ADC", IEEE ISSCC (Feb. 2009).
- [2] T. Yagi, K. Usui, T. Matsuura, S. Uemori, Y. Tan, S. Ito, H. Kobayashi, "Background Calibration Algorithm for Pipelined ADC with Open-Loop Residue Amplifier Using Split ADC Scheme", IEICE Trans. on Electronics, Vol.E94-C, no.7, pp. 1233-1236 (July 2011).