

Vernier Stochastic TDC Architecture with Self-Calibration


Yuta Doi, Satoshi Ito, Shigeyuki Nishimura,

Haruo Kobayashi, Nobukazu Takai

Electronic Engineering Department, Gunma University, JAPAN

■ TDC (Time-to-Digital Converter)

- Measurement of **the time interval T** between two edges
- Its digital output $D_{out} \propto T$
- Key component in nano-CMOS electronics



■ Proposed TDC Architecture

◇ Vernier technique (using **two delay lines**)

◇ Stochastic topology

(using process variations)

➔ **Fine time resolution**

◇ Self-calibration

(using **two ring-oscillators**)

➔ **Good linearity**

All digital circuit

