
5th International Conference on Advanced Micro-Device Engineering (AMDE 2013)

Full Digital Compensation of Timing Mismatches in Interleaved ADC

Minghui Wu, Ru Yi, Koji Asami, Haruo Kobayashi,
Atsuhiro Katayama and Kentaroh Katoh
Electronic Engineering Dept., Gunma University, JAPAN

■ Interleaved ADC

A high sampling-rate ADC with M channel ADCs operating in a interleaved manner.



M channel ADCs = M times sampling rate


■ Proposed Timing Skew Calibration Method

Skew Detection: Autocorrelation among channel ADC outputs Correction: Proposed linear-phase delay digital filter

■ Timing Skew Problem

M-phase clocks

- → timing skew dt
- → cause ADC output error
- → difficult to correct





Fully Digital

Stable, reliable, easy to design