DAC Architecture with

Fibonacci Sequence Weighted Current Sources


Zhixiang Yang, Yutaro Kobayashi, Shaiful Nizam Mohyar Masaki Kazumi, Haruo Kobayashi Division of Electronics and Informatics, Gunma University, Japan t12801680@aunma-u.ac.ip. k haruo@el.aunma-u.ac.ip

	Mathematics is Queen of Technology		
Research Objective	Proposed Three methods	Proposed DAC with Fibonacci Sequence Weighted Current Sources	Application of Number Theory to DAC Design
Digital-to-Analog Converter (DAC) precision improvement	Current-steering DAC High-Speed 	8 bit DAC with Fibonacci Sequence Weighted Current Sources 12 steps Sum of weights = 376	• Fibonacci sequence $F_n = F_{n-1} + F_{n-2}$
This Research	 Current Source mismatch This methods 		 Fibonacci numbers are 0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144,

- Applying Fibonacci Sequence Theory
- Modest Redundancy

P104

- Lateral Thinking World-first approach
- Current Source Calibration
- Current Source Selection
- Dyamic Matching





233, 377, 610...


• $lim \frac{F_{n+1}}{r} = 1.6...$ $n \to \infty$ F_n

Method 1 Current Source Calibration	Our Approach (1)(2) Method 2 Selection of Optimal Current Source Combination	Measurement Circuit of Current Sources
k+2-th current source I_{k+2} is calibrated by k+1-th and k-th current sources Using property of Fibonacci Sequence Ik+2 = Ik+1 + Ik function U = Ik+1 + Ik	 Redundancy of Fibonacci Sequence Several combinations of ON switches for each input In case Input 9 (P5, P4, P1) 5I+3I+I=9I (P5, P4, P2) 5I+3I+I=9I (P5, P3, P2, P1) 5I+2I+I+I=9I (P6, P1) 8I+I=9I (P6, P2) 8I	Measure 3I+2I+I vdd Vdd $Vref$ V

Our Approach (3)













Current-Steering DAC precision improvement