P76

5th International Conference on Advanced Micro-Device Engineering (AMDE 2013)

Noise-Shaping Cyclic ADC Architecture

Yukiko Arai¹, Y. Liu¹, H. Kobayashi¹, T. Matsuura¹, O. Kobayashi², M. Tsuji², M. Watanabe² R. Shiota², N. Dobashi², S. Umeda², I. Shimizu¹, K. Niitsu³, N. Takai¹, T. Yamaguchi¹ ¹Electronic Engineering Department, Gunma University ²Semiconductor Technology Academic Research Center ³Nagoya University

Research Objective
Development of well-balanced, flexible analog-to-digital converter (ADC) architecture

High resolution, medium speed, low power with simple circuitry

Our Approach
Pipeline of cyclic ADC & ΔΣ ADC
Utilization of both advantages
Reconfigurable for different combinations of speed, resolution & power

ΔΣ ADC Multiple-cycle

Designed ADC Architecture