

## Noise-Shaping Cyclic ADC Architecture

Yukiko Arai<sup>1</sup>, Y. Liu<sup>1</sup>, H. Kobayashi<sup>1</sup>, T. Matsuura<sup>1</sup>, O. Kobayashi<sup>2</sup>, M. Tsuji<sup>2</sup>, M. Watanabe<sup>2</sup>  
R. Shiota<sup>2</sup>, N. Dobashi<sup>2</sup>, S. Umeda<sup>2</sup>, I. Shimizu<sup>1</sup>, K. Niitsu<sup>3</sup>, N. Takai<sup>1</sup>, T. Yamaguchi<sup>1</sup>

<sup>1</sup>Electronic Engineering Department, Gunma University

<sup>2</sup>Semiconductor Technology Academic Research Center

<sup>3</sup>Nagoya University

### Research Objective

Development of **well-balanced, flexible**  
analog-to-digital converter (ADC) architecture

High resolution, medium speed, low power  
with simple circuitry

### Our Approach



Pipeline of **cyclic ADC** &  **$\Delta\Sigma$  ADC**



Utilization of both advantages

**Reconfigurable** for different combinations  
of speed, resolution & power

### $\Delta\Sigma$ ADC Multiple-cycle



**Designed ADC Architecture**