

Daiki Hirabayashi[†], Takeshi Chujo[†], Haruo Kobayashi[†], Kentaroh Katoh^{††}, Koshi Sato[‡]


[†] Electronic Engineering Department, Gunma University, Kiryu 376-8515 Japan email: k_haruo@el.gunma-u.ac.jp

^{††} Tsuruoka National College of Technology, Tsuruoka 997-8511 Japan


[‡] Hikari Science, Fukaya 366-0801 Japan

Nano VLSI Era Circuit


Background



Conventional TDC




Proposed TDC




Proposed TDC


Test Mode



Normal Mode



Histogram




Proposed TDC

can be self-calibrated with a fully digital. (Analog calibration is not required.)
 can be realized with FPGA. (Full Custom LSI is not required. Design is easy and short time.)
 implemented with PSoC and verified by actual measurement.

Implementation


Programmable System-on-Chip

PSoC (Programmable System-on-Chip) is a family of integrated circuits made by Cypress Semiconductor.



PSoC include a CPU and mixed-signal arrays of configurable integrated analog and digital peripherals.


Photo of PSoC implemented TDC




Measurement Result

Measurement Conditions


| | |
|---------------------------|-----------------|
| Delay (τ_1) | 187 ns ~ 729 ns |
| The number of delay cells | 24 |
| The number of histogram | 40934 |
| Frequency (Normal Mode) | 48 MHz |



TDC output with/without calibration



Integral Non Linearity (INL)



Nonlinearity reduction to 1/4

Conclusion

■ Proposal of TDC

- Very linear
- Full digital calibration
- Suitable for nano-CMOS implementation

■ Implementation with PSoC

■ Measurement results

→ Nonlinearity reduction to 1/4

High Quality TDC