


P81 Multi-bit Delta-Sigma TDC for Timing Measurement

Yuta Arakawa, Yusuke Osawa, Haruo Kobayashi, Osamu Kobayashi
 Dept. of Electrical Engineering, Graduate School of Engineering, Gunma University
 Kiryu Gunma 376-8515 Japan, email: t12801604@gunma-u.ac.jp


Background

Research Objective

- Testing timing difference between two repetitive digital signals
 Ex. Data and clock in Double Data Rate (DDR) memory



- Short testing time
- Good accuracy



Implement with small circuitry

Our Work

Focus on Multi-bit $\Sigma\Delta$ Time-to-Digital Converter (TDC)

- Repetitive digital signals
 $\Sigma\Delta$ TDC can be used
- Simple circuit
- Fine resolution
- Testing time

Single-bit $\Sigma\Delta$ TDC	Long
Multi-bit $\Sigma\Delta$ TDC	Short

- Linearity


Single-bit $\Sigma\Delta$ TDC	Good
Multi-bit $\Sigma\Delta$ TDC	Bad due to delay elements mismatches

Three methods for their compensation


DWA, Self-calibration, Delay cell sorting

Mechanism of DWA


DWA & Noise Shaping




- Delay τ : integration & differentiation
- Delay mismatch $\Delta\tau$: differentiation




Noise-Shaping




Procedure of Sorting



Matlab Simulation result



Simulated TDC INL (rms) for all possible combinations of sorting algorithms 1, 2 and DWA in 5 cases of delay cell variations




Averaged (rms) integral nonlinearity with and without sorting algorithm 2 in 18 cases of delay cell variations.

TDC circuit is widely used for timing measurement, for example, DDR memory test at factory line.




Multi-bit $\Sigma\Delta$ TDC is faster test than Single-bit one.
 Fast test realizes COST DOWN !!


Single-bit $\Sigma\Delta$ TDC




Multi-bit $\Sigma\Delta$ TDC




However, Multi-bit $\Sigma\Delta$ TDC suffers from non-linearity due to variation of the delay line.




DWA & Sorting algorithm make Multi-bit $\Sigma\Delta$ TDC possible to test fastly with high-resolution !!



Structure of $\Delta\Sigma$ TDC



Single-Bit $\Sigma\Delta$ TDC



Multi-Bit $\Sigma\Delta$ TDC

- 3-bit : $2^3-1=7$ comparators and delays
- Fine time resolution with a given measurement time
- Shorter measurement time with a given time resolution

Conclusion

	Flash TDC	1-bit $\Sigma\Delta$ TDC	Multi-Bit $\Sigma\Delta$ TDC (w/o correction)	Multi-Bit $\Sigma\Delta$ TDC (w/ correction)
Area	×	⊙	○	⊙
Resolution	×	⊙	⊙	⊙
Accuracy	△	⊙	×	⊙
Time	⊙	×	○	⊙

- We propose to use $\Sigma\Delta$ TDC for digital signal timing measurement
- Multi-bit $\Sigma\Delta$ TDC
 - Short measurement time
 - Fine time resolution

- Non-linearity due to mismatches among delay cells
- Three techniques to improve linearity
 - DWA
 - Self-Calibration (signal is "time")
 - Sorting