3rd IEEE International Workshop on Test and Validation of High Speed Analog Circuits Anaheim, California, USA (Sept. 13, 2013)

Linearity Improvement Techniques of Multi-bit Sigma-Delta TDC for Timing Measurement

Yuta Arakawa<u>,</u> Yusuke Osawa, <u>Haruo Kobayashi</u> Osamu Kobayashi[†] Gunma University, STARC[†] Japan

TDC: Time-to-Digital Converter

Kobayashi Lab. Gunma University

Outline

- Research Objective
- Single-Bit & Multi-bit ΣΔ TDCs
- Multi-Bit ΣΔ TDC with DWA
- Multi-Bit ΣΔ TDC with Self-Calibration
- Multi-Bit ΣΔ TDC with Sorting
- Conclusion

Outline

Research Objective

- Single-Bit & Multi-bit ΣΔ TDCs
- Multi-Bit ΣΔ TDC with DWA
- Multi-Bit ΣΔ TDC with Self-Calibration
- Multi-Bit ΣΔ TDC with Sorting

Conclusion

Research Objective

- Testing timing difference
 between two repetitive digital signals
 Ex.
 Data and clock
 - in Double Data Rate (DDR) memory



- Short testing time
- Good accuracy

Implement with small circuitry



Our Work

Focus on Multi-bit ΣΔTime-to-Digital Converter (TDC)

• Repetitive digital signals



- Simple circuit
- Fine resolution
- Testing time
 - Single-bit ΣΔ TDCLongMulti-bit ΣΔ TDCShort
- Linearity

Single-bit $\Sigma\Delta$ TDC Good

Multi-bit $\Sigma \Delta TDC$

Bad due to delay elements mismatches

Three methods for their compensation

DWA, Self-calibration, Delay cell sorting

Outline



Single-Bit & Multi-bit ΣΔ TDCs

- Multi-Bit ΣΔ TDC with DWA
- Multi-Bit ΣΔ TDC with Self-Calibration
- Multi-Bit ΣΔ TDC with Sorting
- Conclusion

Single-Bit ΣΔ TDC



- Measurement of timing *T* between repetitive CLK1 and CLK2
- Number of 1's at *Dout* is proportional to *T*
- Time resolution becomes finer as measurement time becomes longer

Note: τ is not time resolution, but time measurement full range

The delay line with 1bit digital input is inherently linear because it is 1-bit.

Operation of Single-Bit ΣΔ TDC

In case Dout =1



Operation of Single-Bit ΣΔ TDC

In case Dout =0





- 3-bit : 2³-1 =7 comparators and delays
- Fine time resolution with a given measurement time

Shorter measurement time with a given time resolution

• TDC non-linearity due to mismatches among delay cells.





- 3-bit : 2³-1 =7 comparators and delays
- Fine time resolution with a given measurement time

Shorter measurement time with a given time resolution

• TDC non-linearity due to mismatches among delay cells



- 3-bit : $2^{3}-1 = 7$ comparators and delays
- Fine time resolution with a given measurement time

Shorter measurement time with a given time resolution

• TDC non-linearity due to mismatches among delay cells

Time Resolution Comparison

Simulation conditions

	1-bit ΣΔ TDC	3-bit ΣΔ TDC
Rising timing edge difference (T)	-0.9 \sim 0.9[ns] (Resolution : 0.04[ns])	-0.9 \sim 0.9[ns] (Resolution : 0.04[ns])
Delay time (τ)	1[ns]	0.145[ns]
The number of digital outputs	2	2





Measurement Time Comparison

✓ Multi-bit takes short measurement time for a given time resolution





Outline

- Research Objective
- Single-Bit & Multi-bit ΣΔ TDCs

Multi-Bit ΣΔ TDC with DWA

- Multi-Bit ΣΔ TDC with Self-Calibration
- Multi-Bit ΣΔ TDC with Sorting

Conclusion

DWA (Data Weighted Averaging)



- Flash ADC outputs
 - shuffled by DWA logic,

fed into MUXs as select signals

Delay mismatch effects



moved to high-frequency (noise-shaping)

Noise-Shaping



Delay mismatch $\Delta \tau$ is 'first-order noise-shaped.

DWA & Noise Shaping



- Delay τ : integration & differentiation
- Delay mismatch $\Delta \tau$: differentiation



DWA Operation



Pass a baton in relay race !

Simulation of ΔΣ TDC with DWA



✓ Reduce the effect of delay mismatches

 $\Sigma\Delta$ TDC linearity is improved

DWA Effectiveness



Outline

- Research Objective
- Single-Bit & Multi-bit ΣΔ TDCs
- Multi-Bit ΣΔ TDC with DWA
- Multi-Bit ΣΔ TDC with Self-Calibration
- Multi-Bit ΣΔ TDC with Sorting
- Conclusion

ΣΔ TDC with Self-Calibration



3-bit $\Delta \Sigma$ TDC

- Self-calibration circuit: inverter, MUX, counter, memory
- Measure delay values and store them in memory

Self-Measurement of Delay



- Ring oscillator with a delay cell to be measured
- Counter measure the number of the pulses
- $\Delta \tau$ can be calculated
- Measured delay values are stored in memory

Time Signal & Ring Oscillator



Self-Measurement of Delay



 $\Delta \tau_1$ can be calculated from the oscillation frequency

Essence of Proposed Method

- All operations are done in digital domain
- Signal is Time instead of Voltage.

Easy, accurate measurement of $\Delta \tau$



Time flies like an arrow!

Proposed Error Correction Scheme



- Obtain TDC raw output (Dout) for two input clocks
- Read delay values from memory, and compensate for the output based on them

Simulation of Self-Calibration



ΔΣ TDC(without Self-Calibration)

$\Sigma\Delta$ TDC linearity is improved

Problem of Ring Oscillator



Improved Delay Measurement Circuit



Oscillator circuit to measure

the rise delay Tr of the buffer

Oscillation period is a function of τr , but NOT τf

Oscillation Timing Chart



Delay with Several Buffers



Outline

- Research Objective
- Single-Bit & Multi-bit ΣΔ TDCs
- Multi-Bit ΣΔ TDC with DWA
- Multi-Bit ΣΔ TDC with Self-Calibration
- Multi-Bit ΣΔ TDC with Sorting
- Conclusion

DWA & Mismatches



For $\Sigma \Delta ADC$,

mismatch σ_{dac} in internal DAC
 is as small as 0.1 %.
 DWA is effective.
 For ΣΔ TDC,

mismatch σ_{delay} in internal delay cells
 can be much larger than 0.1 %
 depending on spec. & delay cell design.
 ➡ DWA may not be effective.

Delay Cell Sorting (Step 1, 2)



STEP2:combination

Delay Cell Sorting (Step 3, 4)



Multi-Bit ΣΔ TDC with Sorting Technique



$\Delta \tau 1$ can be measured digitally.



$\Delta \tau 2$ can be measured digitally.



Multi-Bit ΣΔ TDC with Sorting Technique



Delay Cell Sorting (Step 3, 4)



Matlab Simulation Result



Delay cell variation patterns

Delay variation \mathbf{O} delay : up to 5%.

Number of TDC output data: 1K points

For large delay variation, Sorting is effective, but only DWA may NOT be effective enough.

Outline

- Research Objective
- Single-Bit & Multi-bit ΣΔ TDCs
- Multi-Bit ΣΔ TDC with DWA
- Multi-Bit ΣΔ TDC with Self-Calibration
- Multi-Bit ΣΔ TDC with Sorting

Conclusion

Circuit Performance Comparison

	Flash TDC	1-bit ΣΔ TDC	Multi-Bit ΣΔ TDC (without correction)	Multi-Bit ΣΔ TDC (with correction)
Area	×	Ô	0	0
Resolution	×	Ô	Ô	Ô
Accuracy	Δ	Ô	×	Ó
Time	Ô	×	0	0

Conclusion

- We propose to use ΣΔ TDC for digital signal timing measurement
 - Multi-bit $\Sigma \Delta TDC$
 - Short measurement time
 - Fine time resolution
 - Non-linearity due to mismatches among delay cells
 Three techniques to improve linearity
 - DWA
 - Self-Calibration (signal is "time")
 - Sorting

Low cost, high quality digital timing test can be realized

ΣΔTDC can also measure phase noise power spectrum.

Presented by

"Phase Noise Measurement with Sigma-Delta TDC", IEEE International Test Conference, Poster Session, Poster No. 3, Anaheim, CA (Sept. 11, 2013)

50/48





Kobayashi Laboratory

Time is GOLD \parallel **SATDC** is a key.