

Noise-Shaping Cyclic ADC Architecture

Yukiko Arai¹, Yu Liu¹, Haruo Kobayashi¹, Tatsuji Matsuura¹, Osamu Kobayashi², Masanobu Tsuji², Masafumi Watanabe², Ryoji Shiota², Noriaki Dobashi², Sadayoshi Umeda², Isao Shimizu¹, Kiichi Niitsu³, Nobukazu Takai¹, Takahiro J. Yamaguchi¹

¹ Department of Electronic Engineering, Gunma University, 1-5-1 Tenjin-cho, Kiryu 365-8515, Japan

² Semiconductor Technology Academic Research Center ³Nagoya University


Research Background

Real world signals are analog
ADCs are essential for digital signal processing

Research Objective

Good trade-off among speed, precision and power with simple circuitry

Proposed architecture



Cyclic ADC Problem

- Low noise for MSB (high power)
- The same circuit is used for latter stages

Not effective for power and chip area

Configuration of Noise-Shaping Cyclic ADC

ΔΣ ADC accumulates quantization error of cyclic ADC

Cyclic ADC Operation

- Medium power
- Medium operation

Residue voltage $V_{out}(n)$ of nth-stage


$$V_{out}(n) = 2^n \times (V_{in} - K(n) \times V_{ref})$$

Digital output

$$K(n) = (1/2)D_{out}(1) + (1/4)D_{out}(2) + (1/8)D_{out}(3) + \dots + (1/2^n)D_{out}(n)$$

where $D_{out}(n) = 1 (V_a(n) \geq V_{ref}/2)$

$D_{out}(n) = 0 (V_a(n) < V_{ref}/2)$




ΔΣ ADC Operation


$e(n)$: quantization error of cyclic ADC
accumulate $e(n)$ $acc(n) = acc(n-1) + e(n)$

If $acc(n) > V_{1LSB}$
 $acc(n) \Rightarrow acc(n) - V_{1LSB}$, $D_{out}(n) \Rightarrow D_{out}(n) + 1$


ΔΣ ADC Multiple-Cycle Algorithm



N-time comparison of $e(n)$ and V_{1LSB}



Repeating ΔΣ AD-conversion




Resolution Increase

- MDAC is slow, power hungry
→ for higher bits
- ΔΣ ADC is fast, low-power, not very linear
→ for lower bits
→ Higher clock frequency

Pipelined cyclic ADC and ΔΣ ADC
→ High resolution, Medium speed, Low power


MDAC: Multiply ADC




Positioning of proposed ADC

- Compare 1-cycle cyclic ADC operation time
- 12 bit, $F_{BW} = 500$ kHz, $OSR = 4$, $F_s / (2F_{bw}) = OSR$

(i) Only cyclic ADC



(ii) Proposed ADC architecture



Proposed ADC

- MDAC settling time
→ 1.5 times longer
- × 2 oversampling
→ Noise performance reduction
→ Relaxed anti-alias analog filter

Small overhead of continuous-time ΔΣADC



Power Reduction

Conclusion

ADC architecture proposal

- Pipeline of cyclic ADC and ΔΣ ADC.
- Noise-shaping of cyclic ADC quantization error by ΔΣ ADC
- High resolution, medium speed, low power
→ Power, chip area efficient
- Reconfigurable for different combinations of speed, precision, and power

MATLAB Simulation



SNDR, ENOB improve

Noise shaping cyclic ADC ΔΣADC multiple operation

N_1 -cycle Cyclic ADC, N_2 -cycle ΔΣADC ($N_2 = 2^{M_2}$)

$$SNDR = 6 \times (N_1 + M_2) + 2 + 9 \times OSR \text{ [dB]}$$

$$ENOB = (N_1 + M_2) + 1.5 \times OSR \text{ [bits]}$$