Efficiency Improvement for Switching Power Supply at Light Load Using DSP Control

Chuan Gao, Guanglei Jin, <u>Richen Jiang</u>, Murong Li Yasunori Kobori, Haruo Kobayashi <u>Masashi Ochiai</u>, <u>Shinji Aso</u>



Gunma University Sanken Electric Co., Ltd.

- Research Background
- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter
- Experimental Environment
- Experiment Results A: Link Voltage Optimization of BLPFC AC/DC at a Half-Load
- Experiment Results B: *Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%*
- Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

Conclusion

<u>Research Background</u>

- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter
- Experimental Environment
- Experiment Results A:

Link Voltage Optimization of BLPFC AC/DC at a Half-Load

- Experiment Results B: *Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%*
- Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

Conclusion

Research Background

•The energy efficiency of server power supply is gaining attention.

•Low energy efficiency at light load of 20%~30% .



Server Power Supply

	JELUS	Centille	u rowel	Subbues
and	Manufa	acturers		

• 90 DI LIC Contified Douron Supplies



% of Rated Load	10%	20%	50%	100%
BRONZE	N/A	80%	85%	81%
SILVER	N/A	85%	89%	85%
GOLD	N/A	88%	92%	88%
PLANTINUM	N/A	90%	94%	91%
TITANIUM	90%	94%	96%	91%

- Research Background
- <u>Two Parts of Server Power Supply</u>
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter
- Experimental Environment
- Experiment Results A:

Link Voltage Optimization of BLPFC AC/DC at a Half-Load

- Experiment Results B: *Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%*
- Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

Conclusion

Two parts of Server Power Supply

AC/DC part + DC/DC part



Power Factor Correction (PFC) Circuit





Current

Ideal Input Voltage and Current

Actual Input Voltage and Current

Risk of damage to power transmission and distribution appliances



- Research Background
- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC
 <u>Converter</u>
- Experimental Environment
- Experiment Results A: Link Voltage Optimization of BLPFC AC/DC at a Half-Load
- Experiment Results B: Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%
- Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

Conclusion

Loss Mechanisms of Server Power Supply (1)





Principle of PFC AC/DC 2: Boost





Loss derived from High Link Voltage



Loss Mechanisms of Server Power Supply (2)



PWM(Pulse-width Modulation) Control



PSFB (Phase Shifted Full Bridge) PWM waveform

Diode Loss



Power Loss = Reverse Voltage × Spike Current × Time Span × Frequency

$$P_{SW(DIODE)} = 0.5 \times \mathbf{V}_{\mathbf{REVERSE}} \times \mathbf{I}_{\mathbf{RR}(\mathbf{PEAK})} \times \mathbf{t}_{\mathbf{RR}} \times \mathbf{f}_{\mathbf{S}}$$

MOSFET Loss



Power Loss = Drain-Source Voltage × Channel Current × Time Span × Frequency

$$P_{SW(MOSFET)} = 0.5 \times V_{DS} \times I_{D} \times (t_{SW(ON)} + t_{SW(0FF)}) \times f_{S}$$

Total Effect of Loss Mechanism (1+2)



Energy efficiency downgrade of the PFC on the account of these two main loss mechanism (Reactor Loss + Diode Loss + MOSFET Loss).

Proposed Method

This paper discussed how to improve the efficiency of power supplies at half-load and light load under 20% using digital control.



Research Approach

The experiment is conducted by a mean of two parts and three steps.

BLPFC AC/DC part (Bridgeless Power Factor Correction AC/DC)

- Step A: Load rate50% \rightarrow Deal with Link Voltage
- Step B: Load rate $10\% \sim 20\% \rightarrow$ Deal with **PWM Frequency**

PSFB DC/DC part (Phase Shift Full Bridge DC/DC)

• Step C: Load rate $10\% \sim 20\% \rightarrow$ Deal with **PWM Frequency**



- Research Background
- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter

• Experimental Environment

• Experiment Results A:

Link Voltage Optimization of BLPFC AC/DC at a Half-Load

• Experiment Results B:

Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%

• Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

Conclusion

Experimental Environment

Specifications of experiment boards controlled by C2000 Series DSP

(Texas Instruments Inc.)



Input Voltage (AC line): 85V(Min) to 265V(Max), 47~63Hz
400Vdc Output
300 Watts Output Power

- 300 Watts Output Power
- •Full Load efficiency greater than 93%
- Power factor at 50% or greater load -0.98(Min)
- •PWM frequency 200kHz.

BL PFC (Bridgeless PFC) AC/DC Kit

Link voltage

- ➢ 400Vdc Output
- ➢ PWM frequency 200kHz



- •400V DC input (370Vdc to 410Vdc operation)
- ●12V DC output
- •Peak efficiency greater than 95%
- ●50A (600Watt) rated output.
- •Phase Shifted Full Bridge Circuit topology
- •100kHz switching frequency.

PSFB (Phase shifted Full Bridge) DC/DC Kit 400V dc Input (370Vdc to 410Vdc) 100kHz switching frequency

Experimental Environment



Code Composer Studio (CCStudio or CCS) is an <u>integrated development</u> <u>environment</u> (IDE) to develop applications for <u>Texas Instruments</u> (TI) embedded processors.

0·20 4·2+ 4·2			E *	CCS Debue 🔂 CCS Edit	
Project Explorer 😫 🗧 😫 🖛 🖸	PWMDRV_PSFB_VMC_S.	PWM_PSFB_PWM_CHAN. S PWM_PSFB_VMC_SR_C.	TMS320F28035.cc.ml	392	- 1
BridgelessPFC	7				~
🕫 😾 Binaries	Offinalude !!	Peripheral HeaderIncludes b"			- 6
🕀 🌍 Includes	o #incide	relipheralheaderinciddes.n			
F2803x_FLASH	9#include	DSP2802X_EPWM_defines.h" //	useful defines	specific to EPW	м
ADC_SOC_Chite	10				
BridgelessPFC-Devinit_F2903x.c	11 extern vol	atile struct EPWM REGS *ePWM[];			
S BridgelessPFC-DPL-ISRasm Dideology 050-0 attacks	12	-			
BridgelessPPG-Settingsh Consult of Dividealess PEG-Main AC could patch a	13				
	1.5			and on marching	
DSP20001_000001artBranchasm	14 VOID PWMDR	V_PSFB_PWM_CHANGE(intl6 n, int m,	intis loute, in	(16 SR_Enable)	
DSP2803x Headers nonBIOS.cmd	15 {				
DSP2803x uzDelay acm	16 swi	tch(m)			
F29035_FLASH_BridgelessPFC.CMD	17 4				
PWM_1ch_UpDweCent_Onf.c	18	- 0:			
SciCommsQuic	10 043	(t-public)) mapped = 050; (/70b)			
BridgelessPFC-Main_AC_onoff_patch.c	19	(*ePwm[n]).TBPRD = 858; ///08	nz		
BridgelessPEG-Mainc	20	(*ePWM[n]).CMPA.half.CMPA = 858	/2;	// Fix duty a	t !
BridgelessPFC-Main1.c	21	(*ePWM[n+1]).TBPRD = (858-1);			
mi Dmath.ib	22	(*ePWM(n+11),CMPA,half,CMPA = 8	58/2:	// Fix du	tv
macros.ni mitial	23	if (SP Enable == 1)			- 4
IMPOSED DOMO	24	IL (OK_EMADLE 1)			
SS HVPSEB VMC [Active - F2802x FLASH]	24	4			
River Bingins	25				
Includes	26	(*ePWM[n+3]).TBPRD=858/2-1;			
F2802x FLASH	27				
B ADC_SOC_Onto	28	1			
Copy of HVPSFB-Main.c	20	handha			
DAC_Onf.c	29	Dreak;			
DSP2802x_CodeStartBranch.asm	30 cas	e 1:			
DSP2802x_Comph	31	(*ePWM[n]).TBPRD = 750; //80kH	z		
IN USP2802x EPwmh DSP2802x EPwmh	32	(*ePWM[n]).CMPA.half.CM	PA = 750/2;	// Fi	xc
DSP2002x_GlobarvanableDefs.c	33	(*ePWM(n+11), TBPRD = (7)	50-1) :		
B. DSP2002x unDelay step	34	(tophula(1)) cupt bald	CHDA - 750/2 .	,	1 .
F28027 FLASH HVPSFBCMD	34	(-erwnin+1)).CMPA.hair.	CHEA - /50/2;	/	/ 1
HVPSFB-Devinit F2902xc	35	<pre>if (SR_Enable == 1)</pre>			
HVPSFB-DPL-ISRasm	36	1			
KINDER HVPSFB-Mainc	37				
HVPSFB-Settingsh	38	(*ePWM[n+3]).TBPRD=	750/2-1:		
PWM_PSFB_PWM_CHANGE.c	20				
PWM_PSFB_VMC_SR_Ontc	35				
SciCommsGuic	40	,			
Timath.lb	41 cas	e 2:			
- macros.m.mital	42	(*ePWM[n]).TBPRD = 668;	//90kHz		
	43	(*ePWM[n]), CMPA, half, CM	PA = 668/2:	// Fi	X
	4.4	(tep:// p+11) TEPPD = (6)	69-11 :	// **	
		("ermainti). TEPRD = (6)	00 177		~

BL PFC (Bridgeless PFC) AC/DC Kit

Appropriate Link VoltageAppropriate PWM Switching Frequency

PSFB (Phase shifted Full Bridge) DC/DC Kit

• Appropriate PWM Switching Frequency

These characteristics can be achieved by modifying the main program.

- Research Background
- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter
- Experimental Environment
- Experiment Results A:

Link Voltage Optimization of BLPFC AC/DC at a Half-Load

• Experiment Results B:

Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%

• Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

Conclusion

Analysis of BLPFC AC/DC part (1)

• Loss Mechanisms of Server Power Supply 1

Input Voltage <Link Voltage (85~265V) (390~400V)

•By monitoring the **effective value of** input voltage and adjust the link voltage in a real-til way.

Monitor the input voltage Vin_N ,Vin_L

Read into DSP

Evaluation of effective value V_{rms}



Link voltage: V_{out} = Optimum boost ratio × V_{rms}

Experiment Results A: Link Voltage Optimization of BLPFC AC/DC at a Half-Load

Experiment environment

- AC input voltage Vin=100V
- Switching frequency is fixed at 200kHz
- Load rate 50% (150W output)



voltage is set down below 190V.



Appropriate link voltage is 200V if possible.

- Research Background
- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter
- Experimental Environment
- Experiment Results A: Link Voltage Optimization of BLPFC AC/DC at a Half-Load
- Experiment Results B:

Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%

• Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

Conclusion

Analysis of BLPFC AC/DC part 2



Loss Mechanisms of Server
 Power Supply ②
 (Diode loss & MOSFET loss ∝ f)

• Therefore, a variable PWM switching frequency by digital control has been tested.

Light load + Fixed frequency

Light load + Variable frequency





(a) Variation of efficiency according to frequency at 400V link voltage.





- AC input voltage Vin=100V
- Link voltage (PFC output voltage) is fixed at 350V



(a) Variation of efficiency according to frequency at 350V link voltage.



- AC input voltage Vin=100V
- Link voltage (PFC output voltage) is fixed at 300V



(a) Variation of efficiency according to frequency at 300V link voltage.



- AC input voltage Vin=100V
- Link voltage (PFC output voltage) is fixed at 250V



(a) Variation of efficiency according to frequency at 250V link voltage.



(a) Variation of efficiency according to frequency at 200V link voltage.

- Research Background
- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter
- Experimental Environment
- Experiment Results A:

Link Voltage Optimization of BLPFC AC/DC at a Half-Load

• Experiment Results B:

Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%

• Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

• Conclusion

Analysis of PSFB DC/DC part



Light load + Fixed frequency

Light load + Variable frequency



Analysis of PSFB DC/DC part



The left feedback part (red) is added to the control unit by the proposed method.



- Research Background
- Two Parts of Server Power Supply
- Loss Mechanisms of PFC AC/DC Converter and DC/DC Converter
- Experimental Environment
- Experiment Results A:

Link Voltage Optimization of BLPFC AC/DC at a Half-Load

- Experiment Results B: *Optimization of PWM Frequency of BLPFC AC/DC at a Load Rate of 5% to 20%*
- Experiment Results C:

Optimization of PWM Frequency of PSFB DC/DC at a Load Rate of 5% to 20%

• <u>Conclusion</u>

Conclusion



Problem to be solved:

The efficiency behavior and mechanism when combing the PFC AC/DC board and DC/DC board.

Thank you for your attention !

We would like to contribute to make the Earth green.





Question

- Q: How much does efficiency increase?
- A: By lowering the link voltage from 400V to 200V if possible, there is a nearly 4% efficiency increase. And by adopting appropriate PWM switching frequency, efficiency increases by 1~2% of each part.