




# Linearity Improvement Algorithm for Current-Steering DAC Based on 3-Stage Sorting of Half-Unary Current Sources

Shaiful Nizam Mohyar and Haruo Kobayashi

Division of Electronics & Informatics, Graduate School of Science & Technology, Gunma University  
Kiryu, Gunma 376-8515 Japan, email:K\_haruo@el.gunma-u.ac.jp


## Introduction




## Objective

- Objective**
  - High SFDR current-steering DAC for communication
- Proposed method**
  - Current source mismatch effect reduction
    - Half-unary DAC architecture
    - Current source sorting algorithm → Static linearity improvement
  - Layout strategy
    - Clock-tree-like layout of current sources & switches → Dynamic linearity improvement


## Current-steering DAC




## Mismatch




## Switching Sequences




## Nonlinearity




## Half-unary





## Digital algorithm




## Circuit



## Layout



## Simulation Result



## Summary

- High SFDR CS DAC for fine CMOS
- Static linearity improvement
  - Half-unary DAC architecture
  - 3-stage current sorting algorithm (calibration) → Performed MATLAB simulation with different switching schemes
    - Better INL & DNL yields
    - Better SFDR, 2nd & 3rd HDs level
- Dynamic linearity improvement
  - Well-balanced layout of current cells for interconnection R, C skew minimization.