Research on Gate Voltage Dependent 1/f Noise Variance Modeling for n-Channel MOSFETs

Yukiko Arai, Hitoshi Aoki, Fumitaka Abe, Shunichiro Todoroki, Ramin Khatami
Masaki Kazumi, Takuya Totsuka, Taifeng Wang, Haruo Kobayashi

Graduate School of Engineering, Gunma University, JAPAN

Purpose
Development of 1/f noise variance model in MOSFETs

1/f noise caused by Mobility Fluctuation and Interface Traps

Increase of Oscillator Circuits Noises

Results

SPICE2 Model

\[ S_{ID} = \frac{KF \cdot I_D^{AF}}{C_{OX} \cdot L_{eff}^2 \cdot f^{EF}} \]

Hooge’s 1/f Model

\[ S_{ID} = \frac{\alpha_H \cdot \mu_{eff} \cdot 2kT \cdot I_D}{f \cdot L_{eff}^2} \]

Comparison with These Models

\[ KF = C_{OX} \cdot \mu_{eff} \cdot 2 \cdot k \cdot T \cdot \alpha_H^{nominal} \cdot D \cdot e^{-(V_{gs} - V_{th})} \]

Variability model incorporated in mobility fluctuations

from the Si to the gate oxide between interface traps