

Efficiency Improvement for Switching Power Supply at Light Load Using DSP Control

Chuan Gao¹⁾, Guanglei Jin¹⁾, Richen Jiang^{*1)}, Murong Li¹⁾
 Yasunori Kobori¹⁾, Haruo Kobayashi¹⁾, Masashi Ochiai²⁾, Shinji Aso²⁾

¹⁾Gunma University.1-5-1 Tenjin-cho Kiryu 376-8515 Japan

t14804035@gunma-u.ac.jp, k_haruo@el.gunma-u.ac.jp

²⁾Sanken Electric Co., Ltd.3-6-3 Kitano Niiza Saitama 352-8666 Japan

With a rising consideration toward “Green IT”, it is becoming important to improve the energy efficiency of electrical systems especially the server power supply. In this paper we mainly attempt to improve the efficiency of power supplies at half-load and light load under 20% using digital control.

The sever power supply is mainly made up of two parts: an AC/DC part with PFC (Power Factor Correction),and a DC/DC part to achieve a desired DC output voltage. Although PFC improves the power factor to approach 1, it also brings a output voltage much higher than its input voltage. Actually, despite of the possible range of input voltage, the output voltage is fixed at the peak value of $265 \times \sqrt{2} = 390V$, which is unnecessary high. At the same time, other factors for the losses lie in the other components in the circuits mainly include diode loss and MOSFET loss^[1]which mainly happen during the moment of switching. Diode loss occurs when turning off the diode, which is called the recovery loss. As for the MOSFET, losses occur because of the current that may flow during the transition time. As a result, we will also discuss the switching frequency in the circuits to see if these losses can be alleviated.

The experimental environment we adopt is by using a development tool named CCS and two experiment boards shown below:

◇CCS v5 is an integrated development environment for embedded processor provided by TI.

◇BLPFC (Bridgeless PFC) AC/DC kit: the output voltage (link voltage) is fixed at the value of 400V.the PWM frequency is fixed at the value of 200kHz.

◇PSFB (Phase shifted Full Bridge) DC/DC kit: the PWM frequency is fixed at the value of 100kHz.

The experiment is conducted in three steps:first we attempt to change the link voltage of the AD/DC part, and then we deal with the PWM frequency of both parts.




Fig.1.

Fig. 1. Efficiency of PFC board according to link voltage at half-load.




Fig.2.

Fig. 2. Comparison of efficiency between fixed 200kHz PWM frequency and variable (optimum) frequency at a link voltage of 400V.




Fig.3.

Fig. 3. Comparison of efficiency between conventional 100kHz and lower frequency at light load with a input voltage of 400V.

From Fig. 1, it can be seen that the PFC efficiency gradually rises when the link voltage decreases. So by the link voltage the efficiency can be improved if appropriate (lower) boost ratio is chosen. In

Fig. 2, Instead of a steady frequency covering all the load rate, we find appropriate frequency corresponding to each load range. For example, if the load rate is between 5 and 10%, the efficiency of 150kHz is about 2% better than 200kHz. And when the load rate reaches 20%, the frequency is set back to 200kHz. In Fig. 3, we can see that 70kHz performs better than the conventional 100kHz. The efficiency is promoted by about 3%.

[1]Hata Naotaka, Takahiko Shimada, time "Loss calculation of power converter circuit and an inductor in DC/DC, Technical Report 2009, No. 21