



# P087 Reliability Modeling on 90 nm n-channel MOSFETs with BSIM4 Dedicated to HCI Mechanisms

Takuya Totsuka<sup>1)</sup>, Hitoshi Aoki<sup>1)</sup>, Fumitaka Abe<sup>1)</sup>, Khatami Ramin<sup>1)</sup>, Yukiko Arai<sup>1)</sup>,

Shunichiro Todoroki<sup>1)</sup>, Masaki Kazumi<sup>1)</sup>, Wang Taifeng<sup>1)</sup>, Haruo Kobayashi<sup>1)</sup>,

<sup>1)</sup> Gunma University 1-5-1 Tenjin-cho, Kiryu 376-8515, Japan

## Introduction

Research Goal	Background	Generation Principle of 1/f noise
<b>Developed MOSFET model</b> <ul style="list-style-type: none"> <li>HCI induced DC degradation model</li> <li>Show degradation DC characteristics</li> <li>1/f noise model</li> <li>Show deterioration 1/f noise at DC</li> </ul>  	  <p>Performance ↑ Circuit Size Large ⇒ Small</p> <ul style="list-style-type: none"> <li>Manufacturing Variations</li> <li>Degradations of Circuit Performance Due to Time and Temperature</li> </ul>	<p><b>1/f noise:</b> Occurred in all active elements Dominant in the low frequency</p> <p>Electrons are trapped in the channel</p> $S_{id}(f) = \frac{KF \cdot I_{ds}^{AF}}{C_{ox} L_{eff}^2 f^{EF}}$ <p><b>Hot Carrier Injection (HCI)</b></p> <p><b>Reaction-Diffusion model (RD model)</b></p> <ul style="list-style-type: none"> <li>Modeled hot carrier effect</li> <li>Represented hydrogen diffusion of particles</li> </ul>

## RD Model Equations

$$\begin{aligned} N_{H(0)} N_{it} &\approx \frac{k_F}{k_R} N_0 & (1) \\ N_{H_x} &= k_H N_H^{n_x} & (2) \\ N_{it} &= \frac{\pi W}{2A_{tot}} n_x \int_0^{\sqrt{D_{H_x} t}} \left( N_{H_x(0)} \left[ r - \frac{r^2}{\sqrt{D_{H_x} t}} \right] \right) dr \\ &= N_{H_x(0)} \frac{\pi n_x}{12L} D_{H_x} t & (3) \\ N_{it} &= \left( \frac{k_F N_0}{k_R} \right)^{\frac{1}{1+n_x}} \left( \frac{n_x \pi k_H}{12L} D_H \right)^{\frac{1}{1+n_x}} * t^{\frac{1}{1+n_x}} & (4) \\ \Delta V_{th, DEGRADATION} &= C_{HCl} \left( \frac{k_F N_0}{k_R} \right)^{\frac{1}{1+n_x}} \left( \frac{n_x \pi k_H}{12L} D_H \right)^{\frac{1}{1+n_x}} * t^{\frac{1}{1+n_x}} & (5) \end{aligned}$$

## Proposed Model

Threshold voltage shift due to HCI  
Implemented to mobility model equation

## Mobility Model

$$\mu_{eff} = \frac{U_0}{1 + (UA + UC * V_{bseff}) \left[ \frac{V_{gsteff} + C_0(V_{TH0} - V_{FB} - \phi_s)}{TOX} \right]^EU} \quad (6)$$

$$\begin{aligned} V_{th} &= V_{TH0} + \Delta V_{th, body\_effect} - \Delta V_{th, charge\_sharing} - \Delta V_{th, DIBL} \\ &+ \Delta V_{th, reverse\_short\_channel} + \Delta V_{th, narrow\_width} \\ &+ \Delta V_{th, small\_size} - \Delta V_{th, pocket\_implant} \\ &+ \Delta V_{th, DEGRADATION} \end{aligned} \quad (7)$$

Modeling of mobility degradation phenomenon

## Degradation Equations

### Conditions for Our Experiments

#### 90 nm process n-channel MOSFET


Large Channel Width 10.0μm  
Channel Length 10.0μm  
Short Channel Width 10.0μm  
Channel Length 0.1μm

#### Stress condition


Degradation parameter is based on 65nm process device's, whereas our device is fabricated with 90nm process

Temperature 300.15 [K]  
Time 1,000 [hours]


### Measurement and Simulation Environment




### Id-Vg Characterizations



### Id-Vd Characterizations



### Measurement and Simulation of Drain Output 1/f Noise Density



$$S_{ID} = \frac{C_{ox} * \mu_{eff} * 2 * k * T * \alpha_{nominal} * D * e^{-(V_{gs} - V_{th})} * I_{ds}^{AF}}{C_{ox} L_{eff}^2 f^{EF}}$$

V<sub>th</sub>↑ ⇒ I<sub>d</sub>s↓ ⇒ S<sub>ID</sub>↓

α<sub>Hnormal</sub>↑ ⇒ S<sub>ID</sub>↑

### Summary

- HCI degradation model was studied and implemented in BSIM4 of our MDW-SPICE simulator
- BSIM4 and degradation model parameters were extracted with measurements of 90nm n-channel MOSFETs
- Simulation verifications of DC drain currents were performed with and without bias stresses
- 1/f noise model parameters were extracted with measurements
- Simulation verifications of drain output 1/f noise density were performed with and without bias stresses

[1] S. Todoroki, H. Aoki, F. Abe, K. Ramin, Y. Arai, M. Kazumi, T. Totsuka, H. Kobayashi, "1/f Noise Variance Modeling of Gate Voltage Dependence with n-channel MOSFETs," Institute of Electrical Engineers Japan (IEEJ). ECT-14-010 Kanazawa (Jan, 2014).

[2] H. Aoki, M. Shimizu, Y. Kawahara, *CMOS Modeling Technology*, Maruzen Publishing, (2006).

[3] H. Aoki, "Bias and Geometry Dependent Flicker Noise Characterization for n-MOSFETs," IEICE Trans. Electronics, vol. E85-C, no.2 pp.408-414(2002).

[4] Information on <http://www-device.eecs.berkeley.edu/bsim/>

[5] C. Hu, et al., "Hot-electron induced MOSFET degradation model, monitor, and improvement," Trans. Electron Devices, 32(2), 375-385, 1985.

[6] E. Maricau and G. Gielen, *Analog IC Reliability in Nanometer CMOS*, Springer Science Business Media New York, 2013.

[7] H. Kuflioglu and M. A. Alam, "A unified modeling of NBTI and hot carrier injection for MOSFET reliability," 10th International Workshop on Computational Electronics, pp. 28-29, Oct. 2004.

[8] H. Aoki and M. Shimizu, "Noise Characterization of MOSFETs for RF Oscillator Design," Proc. 1999 IEEE MTT-S International Microwave Symposium, Anaheim CA, (Jun, 1999).