

P087 Reliability Modeling on 90 nm n-channel MOSFETs with BSIM4 Dedicated to HCI Mechanisms

Takuya Totsuka¹⁾, Hitoshi Aoki¹⁾, Fumitaka Abe¹⁾, Khatami Ramin¹⁾, Yukiko Arai¹⁾,

Shunichiro Todoroki¹⁾, Masaki Kazumi¹⁾, Wang Taifeng¹⁾, Haruo Kobayashi¹⁾,

¹⁾ Gunma University 1-5-1 Tenjin-cho, Kiryu 376-8515, Japan

Research Goal


Background

Generation Principle of 1/f noise

Developed MOSFET model



HCI induced DC degradation model

Show degradation DC characteristics




1/f noise model

Show deterioration 1/f noise at DC



Performance



Circuit Size

Large ⇒ Small


- Manufacturing Variations
- Degradations of Circuit Performance Due to Time and Temperature

1/f noise: Occurred in all active elements

Dominant in the low frequency

$$S_{id}(f) = \frac{KF \cdot I_{ds}^{AF}}{C_{OX} L_{eff}^2 f^{EF}}$$

Electrons are trapped in the channel



Hot Carrier Injection (HCI)

Reaction-Diffusion model (RD model)

- Modeled hot carrier effect
- Represented hydrogen diffusion of particles

RD Model Equations

$$N_{H(0)} N_{it} \approx \frac{k_F}{k_R} N_0 \quad (1)$$

$$N_{H_x} = k_H N_H^{n_x} \quad (2)$$


$$N_{it} = \frac{\pi W}{2A_{tot}} n_x \int_0^{\sqrt{D_{H_x} t}} \left(N_{H_x(0)} \left[r - \frac{r^2}{\sqrt{D_{H_x} t}} \right] \right) dr = N_{H_x(0)} \frac{\pi n_x}{12L} D_{H_x} t \quad (3)$$

$$N_{it} = \left(\frac{k_F N_0}{k_R} \right)^{\frac{n_x}{1+n_x}} \left(\frac{n_x \pi k_H}{12L} D_H \right)^{\frac{1}{1+n_x}} * t^{\frac{1}{1+n_x}} \quad (4)$$

$$\Delta V_{th_{DEGRADATION}} = C_{HCI} \left(\frac{k_F N_0}{k_R} \right)^{\frac{n_x}{1+n_x}} \left(\frac{n_x \pi k_H}{12L} D_H \right)^{\frac{1}{1+n_x}} * t^{\frac{1}{1+n_x}} \quad (5)$$

Proposed Model

Threshold voltage shift due to HCI
Implemented to mobility model equation



Modeling of mobility degradation phenomenon

Mobility Model

$$\mu_{eff} = \frac{U_0}{1 + (UA + UC * V_{bseff}) \left[\frac{V_{gsteff} + C_0 (V_{TH0} - V_{FB} - \phi_s)}{TOXE} \right]^{EU}} \quad (6)$$

$$V_{th} = V_{TH0} + \Delta V_{th, body_effect} - \Delta V_{th, charge_sharing} - \Delta V_{th, DIBL} + \Delta V_{th, reverse_short_cannel} + \Delta V_{th, narrow_width} + \Delta V_{th, small_size} - \Delta V_{th, pocket_implant} + \Delta V_{th_{DEGRADATION}} \quad (7)$$

Degradation Equations

Conditions for Our Experiments

90 nm process n-channel MOSFET


Large Channel Width 10.0μm
Channel Length 10.0μm
Short Channel Width 10.0μm
Channel Length 0.1μm

Stress condition

Degradation parameter is based on 65nm process device's, whereas our device is fabricated with 90nm process


- Temperature 300.15 [K]
- Time 1,000 [hours]

Measurement and Simulation Environment




Extraction software
MoDeCH Inc. X-tractor


Id-Vg Characterizations



Id-Vd Characterizations



Measurement and Simulation of Drain Output 1/f Noise Density



$$S_{ID} = \frac{C_{OX} * \mu_{eff} * 2 * k * T * \alpha_{H,nominal} * D * e^{-(V_{gs} - V_{th})} * I_{ds}^{AF}}{C_{OX} L_{eff}^2 f^{EF}}$$

Vth↑ ⇒ Ids↓ ⇒ Sid↓
αHnormal↑ ⇒ Sid↑

Summary

- HCI degradation model was studied and implemented in BSIM4 of our MDW-SPICE simulator
- BSIM4 and degradation model parameters were extracted with measurements of 90nm n-channel MOSFETs
- Simulation verifications of DC drain currents were performed with and without bias stresses
- 1/f noise model parameters were extracted with measurements
- Simulation verifications of drain output 1/f noise density were performed with and without bias stresses

[1] S. Todoroki, H. Aoki, F. Abe, K. Ramin, Y. Arai, M. Kazumi, T. Totsuka, H. Kobayashi, "1/f Noise Variance Modeling of Gate Voltage Dependence with n-channel MOSFETs," Institute of Electrical Engineers Japan (IEEJ), ECT-14-010 Kanazawa (Jan, 2014).
[2] H. Aoki, M. Shimasue, Y. Kawahara, CMOS Modeling Technology, Maruzen Publishing, (2006).
[3] H. Aoki, "Bias and Geometry Dependent Flicker Noise Characterization for n-MOSFETs," IEICE Trans. Electronics, vol. E85-C, no.2 pp.408-414(2002).
[4] Information on <http://www-device.eecs.berkeley.edu/bsim/>
[5] C. Hu, et al. "Hot-electron induced MOSFET degradation model, monitor, and improvement," Trans. Electron Devices, 32(2), 375-385, 1985.
[6] E. Maricau and G. Gielen, Analog IC Reliability in Nanometer CMOS, Springer Science Business Media New York, 2013.
[7] H. Kuffluoglu and M. A. Alam, "A unified modeling of NBTI and hot carrier injection for MOSFET reliability," 10th International Workshop on Computational Electronics, pp. 28-29, Oct. 2004.
[8] H. Aoki and M. Shimasue, "Noise Characterization of MOSFETs for RF Oscillator Design," Proc. 1999 IEEE MTT-S International Microwave Symposium, Anaheim CA, (Jun. 1999).

Introduction

Simulation