



ISOCC 2014

November 3-6, 2014 Ramada Plaza Jeju Hotel, Jeju, Korea



Digital Calibration Algorithm for Current-Steering DAC Linearity Improvement

Shaiful Nizam Mohyar, Haruo Kobayashi

**Division of Electronics & Informatics
Faculty of Science and Technology,
Gunma University, Japan**

November 5, 2014

Outline

- **Introduction**
- **Problem Statement**
- **Proposed Techniques**
 - **Half-Unary Current-Steering DAC**
 - **Current Source Sorting**
 - **Circuit & Layout**
- **Simulation Result**
- **Conclusion**

Outline

- **Introduction**
- Problem Statement
- Proposed Techniques
 - Half-Unary Current-Steering DAC
 - Current Source Sorting
 - Circuit & Layout
- Simulation Result
- Conclusion

Introduction

- **Background**


- **Telecommunication devices**

- Mobile phones, wireless modems & avionics
 - High-speed, high-accuracy digital-to-analog converter (DAC)



- **Problem**

- **Transmitter**




Objective & Investigated Method

- **Objective**
 - High SFDR current-steering DAC for communication
- **Proposed method**
 - Current source mismatch effect reduction
 - ① Half-unary DAC architecture
 - ② Current source sorting algorithm
 - Static linearity improvement
 - Layout strategy
 - ① Clock-tree-like layout of current sources & switches
 - Dynamic linearity improvement

Outline


- Introduction
- **Problem Statement**
- Proposed Techniques
 - Half-Unary Current-Steering DAC
 - Current Source Sorting
 - Circuit & Layout
- Simulation Result
- Conclusion

Current-Steering DAC




Binary versus Unary CS DAC

- **Binary**
 - Small silicon area 😊
 - High speed 😊
 - Large glitch energy ☹️



- **Unary / Thermometer-coded (TC)**

- Small glitch energy 😊
- Redundancy 😊
- Low speed ☹️
- Large silicon area ☹️




➔ **Segmented for balanced performance !!! 😊**

Current-steering DAC Limitation

- Transistor matching error
 - Amplitude errors - current sources
 - Dominant at low input frequency
 - Timing errors (delay, duty cycle) – switches
 - Dominant at high input frequency
 - ➔ **DAC static & dynamic non-linearity**
- Better transistor matching
 - Large size ➔ **Power loss** ☹️
 - Laid out close to each other ➔ **Complicated** ☹️

Current Source Mismatch




Current source mismatch!!! ☹️

Outline

- Introduction
- Problem Statement
- **Proposed Techniques**
 - **Half-Unary Current-Steering DAC**
 - Current Source Sorting
 - Circuit & Layout
- Simulation Result
- Conclusion

Why half-unary?



	Unary	Half-unary
Number of CS	$2^N - 1$	$2(2^N - 1)$
Current value	I	$0.5I$

N : number of bit


How half-unary works?

Initial condition:

$B_{in} = 000$ (Binary code)



$H_{in} = 0000000000000000$
(Half-unary code)



Note : $I_1 = I_2 = \dots = I_{13} = I_{14} = 0.5I$


How half-unary works?

Clock 1:


$B_{in} = 001$



$H_{in} = 00000000000011$



$$V_{out} = 2(0.5I)R_L$$



Note : $I_1 = I_2 = \dots = I_{13} = I_{14} = 0.5I$


How half-unary works?

Clock 2:

$B_{in} = 010$



$H_{in} = 00000000001111$



Note : $I_1 = I_2 = \dots = I_{13} = I_{14} = 0.5I$


How half-unary works?

Clock 6:

$B_{in} = 110$



$H_{in} = 0011111111111111$



Note : $I_1 = I_2 = \dots = I_{13} = I_{14} = 0.5I$


How half-unary works?

Clock 7:


$B_{in} = 111$



$H_{in} = 1111111111111111$



$$V_{out} = 14(0.5I)R_L$$




Note : $I_1 = I_2 = \dots = I_{13} = I_{14} = 0.5I$

Outline

- Introduction
- Problem Statement
- **Proposed Techniques**
 - Half-Unary Current-Steering DAC
 - **Current Source Sorting**
 - Circuit & Layout
- Simulation Result
- Conclusion


Switching Sequence

- **New switching sequence**
- **INL improvement**




3-Stages Current Sorting (3S-CS)


- Original



- 1st Stage Sorting




- 1st Stage Pairing → Virtual Unary




3-Stages Current Sorting (3S-CS)


- 2nd Stage Sorting




- 2nd Stage Grouping



- 3rd Stage Sorting




- 3rd Stage Grouping



- Disassociating

➔ **New switching sequence**




Outline

- Introduction
- Problem Statement
- **Proposed Techniques**
 - Half-Unary Current-Steering DAC
 - Current Source Sorting
 - **Circuit & Layout**
- Simulation Result
- Conclusion


Previous Calibration Circuits

Extra calibration ADC/DAC




[Y. Cong, JSSC 2003]

Analog centric



[T. Chen, JSSC 2007]




Analog centric

[T. Zeng, ISCAS 2010]


Current Measurement Circuit

Number of counter $\propto I_{\text{meas}}$




- Ring oscillator based digital measurement circuit
- Digital implementation 😊

Proposed Calibration Technique



- No additional **analog** circuit (switches or routing).
- Only add **digital** circuit for switch control


Layout of Current Cells



— Isometric of interconnection to load resistor

➔ Minimum timing skew 😊!!!

Floor Plan of Whole DAC



Features:

- ① 3S-CS switching scheme
- ② Cascoded current source
- ③ Digital measurement circuit
- ④ Isometric wiring

Outline


- Introduction
- Problem Statement
- Proposed Techniques
 - Half-Unary Current-Steering DAC
 - Current Source Sorting
 - Circuit & Layout
- **Simulation Result**
- Conclusion

Simulation condition


Resolution	12-bit
Input frequency	12.8 MHz
Sampling frequency	819.2 MS/s
Simulation iteration	100 times
Distribution type	Gaussian normal distribution, N(0,σ),(σ = 0.001 ~ 0.25 A)
Switching scheme	1. Thermometer code (Unary) 2. 2-Stages CS(Unary) 3. 2-Stages CS (H-Unary) 4. 3-Stages CS (H-Unary) This work

INL & DNL Yields


INL Yield < 0.5LSB




DNL Yield < 0.5LSB



Example: INL & DNL ($\sigma = 0.05$)




INL:
3.26 LSB
↓
0.78 LSB




DNL:
1.35 LSB
↓
1.00 LSB

SFDR & Harmonic Distortions


SFDR performance




2nd order HD



3rd order HD



SFDR Performance ($\sigma = 0.05$)




Before calibration

SFDR:
67.9 dB



99.2 dB



After calibration

Outline

- Introduction
- Problem Statement
- Proposed Techniques
 - Half-Unary Current-Steering DAC
 - Current Source Sorting
 - Circuit & Layout
- Simulation Result
- **Conclusion**

Conclusion

- **High SFDR CS DAC for fine CMOS**
- **Static linearity improvement**
 - ① **Half-unary DAC architecture**
 - ② **3-stage current sorting algorithm (calibration)**

➔ **Performed MATLAB simulation**
with different switching schemes

 - **Better INL & DNL yields ☺**
 - **Better SFDR, 2nd & 3rd HDs level ☺**
- **Dynamic linearity improvement**
 - ① **Well-balanced layout of current cells**
for interconnection R, C skew minimization.

**Thank you very much
for your kindly attention**

We acknowledge STARC for kind support.

Question

- Q1: How many cycles did you require in order to sort your proposed algorithm?**
- Q2: Let say the optimal number of cycles is six cycles, where one cycle is equal to 20ns, how can you claim the conversion rate of your DAC is 819.2 MS/s?**
- Q3: What is the range of your input voltage?**

ISOCC2014

