ETT-14-53

DAC Architecture Comparison for SFDR Improvement

Shaiful Nizam Mohyar*, H. Kobayashi,

Gunma University, Japan Universiti Malaysia Perlis, Malaysia

Gunma University, Japan

- Introduction
- Investigated DAC Architecture
- Code Selection Technique
- Simulation Result
- Conclusion

Introduction

- Investigated DAC Architecture
- Code Selection Technique
- Simulation Result
- Conclusion

Introduction

Background

Telecommunication devices



RF Output

- > Mobile phones, wireless modems & avionics
- > High-speed, high-accuracy DAC!!!

• Transmitter



SFDR – Spurious Free Dynamic Range

Motivation & Objective

Motivation

Design high SFDR DAC with digital rich configuration

• Objective

- ➔ Reduce interference due to circuit non-idealities
 - Current source mismatch

Approach

Different DAC architectures & code selection technique

Spurious Free Dynamic Range (SFDR)

Degradation sources

- Current source mismatch
 - Output impedance change
- Imperfect switch
 - ➔ Temporal disturbance



Investigated Method

Method

- Different DAC architecture (Intrinsic redundancy)
 - >Binary weighted DAC
 - > Unary weighted DAC
 - >Fibonacci sequence based DAC
- Code selection based on Look-Up Table (LUT))
 Fix (Counter)
 - >Random (Randomizer)
- Combination
 - Dynamic non-linearity improvement

Current-steering DAC (CS DAC)





Gunma Uníversíty, Japan

CS DAC limitation

Transistor mismatch

- Current source mismatch
- Source of timing errors
- Mismatch among current cells
 - Causing DAC static & dynamic non-linearity

Better transistor matching

- ♦ Big size Power loss
- ♦ Laid out close to each other → Complicated

Current-steering DAC architecture (1)

SW3

SW6

SW7

SW2

R

SW2

SW1

Vout

SW1

• Binary

- ♦ Small silicon area ☺
- High sampling speed ⁽²⁾
- Large glitch energy 8
- ♦ No redundancy ⊗



- ♦ Small glitch energy ☺
- ♦ High sampling speed ☺
- Redundancy ③
- Large silicon area 8

Vout

Current-steering DAC architecture (2)

- Segmented
 - Balanced performance[©]
 - ♦ Complex ⊗



Current Source Mismatch



Nonlinearity & SFDR degradation



CS – Current Source SFDR – Spurious Free Dynamic Range

Gunma Uníversíty, Japan

Introduction

- Investigated DAC Architecture
- Code Selection Technique
- Simulation Result
- Conclusion

Fibonacci sequence

• Fibonacci sequence

$$F_0 = 0; F_1 = 1;$$

$$F_2 = F_0 + F_1$$

$$F_{n+2} = F_n + F_{n+1} \quad n \ge 0$$

• Generally

$$F_n = 0, 1, 1, 2, 3, 5, 8, 13, \dots$$
Ratio

$$\lim_{n \to \infty} \frac{F_n}{F_{n-1}} \approx 1.6$$
Unary < Fibonacci < Binary
1 1.6
2

Redundancy

♦ Step → occupied silicon area

♦ Code combination → output optimization





Gunma University, Japan

Investigated DAC

• Fibonacci sequence based DAC



- ♦ Redundancy ☺
- ◆ Large glitch energy 8

- Introduction
- Investigated DAC Architecture
- Code Selection Technique
- Simulation Result
- Conclusion

1. Fixed Counter (Fibonacci)



Gunma University, Japan

Decoder (LUT)



Generate a possible code combinations
 Decide number of column

3 Add empty column by repeating existed code



2. Randomizer (Fibonacci)





- Introduction
- Investigated DAC Architecture
- Code Selection Technique
- Simulation Result
- Conclusion

SFDR Performance



Number of Column



- Introduction
- Investigated DAC Architecture
- Code Selection Technique
- Simulation Result
- Conclusion

Conclusion

- SFDR performance (4 columns selection)
 - Unary > Binary > Fibonacci
 - Fibonacci (Fix & Random) \approx Binary
- SFDR performance (> 4 columns selection)
 - ♦ Fibonacci (Fix & Random) > Binary ≈ +2dB
 - Unary > Fibonacci > Binary
- Future work
 - Need more proper code arrangement

Thank you very much for your kindly attention

Q & A

Q: To compare the redundancy, why not compared with other existed architectures which also use redundancy rather than compare with conventional binary architecture?