



September 17-19, 2014 - Porto Alegre, Brazil

Panel: Trends in mixed-signal test cost in current and future ICs

Haruo Kobayashi
Gunma University



Cost is the most important for LSI testing

- Analog portion continues to be difficult part of SOC test.
- Concept of “cost” makes “issues and challenges of analog circuit testing in mixed-signal SOC” clear and logical.
- Everything converges to “cost” in LSI testing technologies.

To Test, or Not to Test

Don't test low cost

Consumer electronics ICs

Design assurance

Use on-chip measurement for design validation

To test if characteristics/reliability/yield critical

Automotive, medical application ICs



If accidents happen, huge cost.

Mixed-signal BIST or BOST

BIST, DFT

Chip design time maybe longer

Long time-to-market

Chip may be larger

Costly

Difficult to assure its reliability

Should be simple

Use existing on-chip resources (CPU, Memory)

Loopback test

Cost-effective

BOST

Design/implementation after tape out




Attractive

I have a feeling Japanese companies prefer BOST,
US companies prefer BIST.

Phase Noise Test with $\Delta\Sigma$ TDC

Phase noise in oscillator



Malfunction of electronic systems

- RF circuit & system
- ADC

Important

Phase noise test **at low cost**, in short time

Conventional



- **Expensive** : Spectrum analyzer
- **Long** : test time (~10seconds)



cost

high



Proposed


Simple circuit




$\Delta\Sigma$ Time-to-Digital Converter

**Low cost, high quality
Phase noise test**


TDC BOSTs for Timing Signal Testing



Single-bit $\Delta\Sigma$ TDC with analog FPGA



Multi-bit $\Delta\Sigma$ TDC with analog FPGA




Flash-type TDC with analog FPGA



Flash-type TDC with digital FPGA


[2] T. Chujo, H. Kobayashi, "Experimental Verification of Timing Measurement Circuit With Self-Calibration", IEEE International Mixed-Signals, Sensors and Systems Test Workshop (IMS3TW'14), Porto Alegre, Brazil (Sept. 17-19, 2014).

On-chip Jitter Measurement Circuit




Experiments show that
1.67 ps RMS timing jitter
can be measured

Process : 65 nm CMOS
Supply Voltage : 1.2 V



[3] K. Niitsu, H. Kobayashi, "CMOS Circuits to Measure Timing Jitter Using a Self-Referenced Clock and a Cascaded Time Difference Amplifier with Duty-Cycle Compensation," IEEE Journal of Solid-State Circuits, Nov. 2012.

Low IMD3 2-Tone Signal Generation with AWG for Communication Application ADC Testing



Conventional


$$X(n) = A\cos(2\pi f_1 n T_s) + A\cos(2\pi f_2 n T_s)$$

Proposed phase switching

$$X_0(n) = B\cos(2\pi f_1 n T_s + \pi/6) + B\cos(2\pi f_2 n T_s - \pi/6)$$

$$X_1(n) = B\cos(2\pi f_1 n T_s - \pi/6) + B\cos(2\pi f_2 n T_s + \pi/6)$$

Measurement Results (AWG 2-tone output)



[4] K. Kato, H. Kobayashi,

“Two-Tone Signal Generation for Communication Application ADC Testing”,
The 21st IEEE Asian Test Symposium, Niigata, Japan (Nov. 2012).



Complex Multi-Bandpass $\Delta\Sigma$ Modulator for I-Q Signal Generation

- Generation of high quality analog I-Q signals
 - Testing of communication application ICs
 - Digital rich
- (Suitable to the realization by microscopic CMOS → **Low cost**)

$\Delta\Sigma$ modulation

Complex signal processing


Non-linear correction algorithm for Multi-bit DAC



[5] M. Murakami, H. Kobayashi, “Study of Complex Multi-Bandpass $\Delta\Sigma$ Modulator for I-Q Signal Generation”, IEICE International Conference on Integrated Circuits Design and Verification, (Nov. 2013).

DFT for SAR ADC Linearity

A high-resolution, low-sampling-rate ADC requires a long testing time for its linearity.




Shorten SAR ADC linearity test time.


10bit SAR ADC
TSMC 180nm
1.2×1.2mm²

[6] T. Ogawa, H. Kobayashi,
"Design for Testability That Reduces Linearity Testing Time of SAR ADCs",
IEICE Trans. on Electronics (June 2011).

Multi-tone Curve Fitting Algorithm for Communication Application ADC Testing



No need for expensive instruments



Noise Power Ratio: NPR


ADSL application ADC testing

- [7] Y. Motoki, H. Kobayashi,
"Multi-Tone Curve Fitting Algorithms for Communication Application ADC Testing",
Electronics and Communication in Japan: Part 2, Wiley Periodicals Inc. (2003).

Time Interleaved ADC in ATE System

Channel ADC mismatch
compensation

Cost effective high-speed ADC



[8] N. Kurosawa, H. Kobayashi,

“Explicit Analysis of Channel Mismatch Effects in Time-Interleaved ADC Systems”,
IEEE Trans. on Circuits and Systems I (March 2001).

[9] R. Yi, H. Kobayashi,

Digital Compensation for Timing Mismatches in Interleaved ADCs”,
IEEE 22nd Asian Test Symposium, Yilan, Taiwan, (Nov. 2013)

[10] K. Asami, H. Kobayashi, “Timing Skew Compensation Technique using Digital Filter
with Novel Linear Phase Condition,”
IEEE International Test Conference, Austin (Nov. 2010).

Conclusion

There are a lot of
research possibilities, challenges
for mixed-signal IC test.

“Cost” concept makes our test research clear.

There is no science without measurement.

There is no production without test.

19th IEEE Annual International Mixed-Signals, Sensors and Systems Test Workshop
過去下記の2回に参加し、今回は3回目の参加。

2011年 サンタバーバラ(米国)

Tim Cheng 先生 (カルフォルニア大学サンタバーバラ校)に誘われる。

2012年 台北(台湾)

IEEE Computer Society

ワークショップ: 参加30-50名程度

International Mixed-Signals, Sensors and Systems Test Workshop

シンポジウム: 参加100-200名程度

VLSI Test Symposium, European Test Symposium, Asian Test Symposium

コンファレンス: 参加1000-3000名程度

International Test Conference



- ブラジルの半導体は国策(10年くらい前から)
人口2億人の市場(中国、米国、インド等について3-5位)
東芝、Qualcomm社が進出。 モトローラ社のFab を買収
国からの資本が入っている会社、いくつものスタートアップ企業
ブラジルの大学の半導体関係の研究室 国からの手厚い保護
- 今回のスポンサー企業のCEITEC社
100人程度の従業員、Fab をもつ。国からの資本。
ブラジルのパスポート用RF IC Tag で独占状態
- 会場の都市のPorto Alegre
近代的な都市
物価(日用品、食)は東京並





言葉はポルトガル語

英語は
ほとんど通じない。

大きな書店でも
英語の本を
目にすることは
できなかった。
レストランにも
英語のメニューなし。





ポルト・アレグレ市 (Porto Alegre)

- リオグランデ・ド・スル州の州都。
都市名は「陽気な港」の意味。
- 140万人を超える人口。
ブラジルを代表する港町。
- ヨーロッパからの移民、
ヨーロッパ風の建物が多い。
- 18世紀中頃にアゾレス諸島から
ポルトガル人が移住したのが起源。
その後ドイツ・イタリア・スペイン
などからの移民を中心として発展。
- サッカークラブチームのグレミオとSCインテルナシオナルの本拠地。



(Wikipedia より)