

Timing Measurement BOST With Multi-Bit Delta-Sigma TDC

T. Chujo, D. Hirabayashi, T. Arafune

S. Shibuya, S. Sasaki, H. Kobayashi

M. Tsuji, R. Shiota, M. Watanabe, N. Dobashi

S. Umeda, H. Nakamura, K. Sato

Gunma University, STARC, Hikari Science




- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

Research Objective


- Testing the timing between two repetitive digital signals
Ex. Data and clock in Double Data Rate memory



- Short testing time
- Good accuracy



Implement BOST with small circuitry



BOST: Built-Out Self-Test

Focus on Multi-bit $\Delta\Sigma$ Time-to-Digital Converter (TDC)

- Repetitive digital signals
  $\Sigma\Delta$ TDC can be used

- Simple circuit
- Fine time resolution
- Testing time

Single-bit $\Sigma\Delta$ TDC	Long
Multi-bit $\Sigma\Delta$ TDC	Short

- Linearity

Single-bit $\Sigma\Delta$ TDC	Good
Multi-bit $\Sigma\Delta$ TDC	Bad

due to delay elements mismatches



For their compensation

DWA algorithm, BOST (FPGA) verification


- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

$\Delta\Sigma$ TDC Features



Timing T measurement between CLK1 and CLK2



$\Delta\Sigma$ Time-to-Digital Converter (TDC)



Principle of $\Delta\Sigma$ TDC



Dout # of 1's is proportional to ΔT


ΔT

of 1's

Dout


short

few




long


many



$\Delta\Sigma$ TDC Configuration




Single-Bit $\Delta\Sigma$ TDC



Time resolution : $\frac{2\tau}{\# \text{ of } D_{out} \ N_{DATA}}$


I : $-\tau < \Delta T < +\tau$



Delay line with 1bit digital input is inherently linear.


Operation of Single-Bit $\Delta\Sigma$ TDC

In case $D_{out} = 1$




Operation of Single-Bit $\Delta\Sigma$ TDC

In case $D_{out} = 0$





- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- **Multi-bit $\Delta\Sigma$ TDC**
- Analog FPGA Implementation
- Conclusion

Multi-Bit $\Delta\Sigma$ TDC




- 3-bit : 7 comparators and delays
 - Fine time resolution with a given measurement time
- ↕
- Shorter measurement time with a given time resolution
- TDC non-linearity due to mismatches among delay cells.

Multi-Bit $\Delta\Sigma$ TDC



- 3-bit : $2^3-1 = 7$ comp
- Fine time resolution
- Shorter measurement time
- TDC non-linearity due to


on cells



- 3-bit : $2^3-1 = 7$ comparators and delays
 - Fine time resolution with a given measurement time
- ↕
- Shorter measurement time with a given time resolution
- TDC non-linearity due to mismatches among delay cells

Multi-Bit $\Delta\Sigma$ TDC

17



- 3-bit : $2^3-1 = 7$ comparators and delays
- Fine time resolution with a given measurement time



Shorter measurement time with a given time resolution



- TDC non-linearity due to mismatches among delay cells

Time Resolution Comparison

● Simulation conditions


	1-bit $\Delta\Sigma$ TDC	3-bit $\Delta\Sigma$ TDC
Rising timing edge difference (T)	-0.9 ~ 0.9 ns (Resolution : 0.04 ns)	-0.9 ~ 0.9 ns (Resolution : 0.04 ns)
Delay time (τ)	1 ns	0.145 ns
The number of digital outputs	2	2

■ A rising number of outputs for the interval T





Measurement Time Comparison

✓ Multi-bit takes short measurement time for a given time resolution




■ A rising number of outputs for the interval T





Number of samples
is 2

DWA (Data Weighted Averaging)



- Flash ADC outputs
➡ shuffled by **DWA logic**,
fed into MUXs as **select** signals
- Delay mismatch effects
➡ moved to high-frequency (**noise-shaping**)


Noise-Shaping



$$Y(z) = X(z) + \underline{(1 - 1/Z)\Delta\tau(z)}$$


Delay mismatch $\Delta\tau$ is **first-order noise-shaped**.

DWA & Noise Shaping




- Delay τ : integration & differentiation
- Delay mismatch $\Delta\tau$: differentiation

delay cell mismatch effects




delay cell mismatch effects

Noise Shape




DWA Operation




Pass a baton in relay race !


No DWA Digital input 1 at time 1




No DWA Digital input 1 at time 3




DWA Digital input 1 at time 1



DWA Digital input 1 at time 3



DWA Effectiveness




Measure **T**



T is DC signal.

- Delay τ : integration & differentiation
- Delay mismatch $\Delta\tau$: differentiation


delay cell mismatch effects





Noise Shape



delay cell mismatch effects



Mismatch effects
reduction at DC







—●— $\Delta\Sigma$ TDC(with DWA)
—●— $\Delta\Sigma$ TDC(without DWA)

✓ Reduce the effect of delay mismatches


$\Sigma\Delta$ TDC linearity is improved

DWA & Mismatches




- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

Photo of $\Delta\Sigma$ TDC PSoC Implementation 35






Designed 3-bit $\Delta\Sigma$ TDC

36




- Delay τ 's are implemented with external R, C.
- R value can be chosen with external switch.



Phase Detector



Phase Detector and Integrator




3bit Flash ADC Without Encoder






Differential Input
+
Dynamic Resistor Ladder

Input to DWA logic
MUX selection signal
for delay selection





Implemented with small digital circuitry

Measured Result (Case 1)




10,000 TDC output data are measured.

Measured Result (Case 2)



Integral Non-linearity



10,000 TDC output data are measured.

- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- **Conclusion**

Circuit Performance Comparison 44

	Flash TDC	1-bit $\Delta\Sigma$ TDC	Multi-Bit $\Delta\Sigma$ TDC (without correction)	Multi-Bit $\Delta\Sigma$ TDC (with correction)
Circuit size	×	◎	○	○
Resolution	×	◎	◎	◎
Linearity	△	◎	×	◎
Testing time	◎	×	○	○

- We propose to use $\Delta\Sigma$ TDC for digital signal timing measurement
- Multi-bit $\Delta\Sigma$ TDC
 - Short measurement time
 - Fine time resolution
 - Non-linearity due to mismatches among delay cells
 - ➔ DWA algorithm for linearity improvement
 - Analog FPGA verification

Low cost, high quality digital timing test can be realized using BOST.



Kobayashi
Laboratory



Time is *GOLD* !!

$\Delta\Sigma$ TDC is a key.

[Flash-type TDC \(first paper\)](#)

- [1] Y. Arai, T. Baba, “A CMOS Time to Digital Converter VLSI for High-Energy Physics”, IEEE Symposium on VLSI Circuits (1988).

[\$\Delta\Sigma\$ TDC \(first paper\)](#)

- [2] B. Young, K. Sunwoo A. Elshazly, P. K. Hanumolu, “A 2.4ps Resolution 2.1mW Second-order Noise-shaped Time-to-Digital Converter with 3.2ns Range in 1MHz Bandwidth,” IEEE Custom Integrated Circuits, San Jose (Sept. 2010)

[Multi-bit \$\Delta\Sigma\$ TDC Linearity Improvement](#)

- [3] S. Uemori, M. Ishii, H. Kobayashi, et. al., “Multi-bit Sigma-Delta TDC Architecture with Improved Linearity,” Journal of Electronic Testing : Theory and Applications, Springer, vol. 29, no. 6, pp.879-892 (Dec. 2013).

[Application of \$\Delta\Sigma\$ TDC to Phase Measurement](#)

- [4] D. Hirabayashi, Y. Osawa, N. Harigai, H. Kobayashi et. al., ”Phase Noise Measurement with Sigma-Delta TDC”, IEEE International Test Conference, Poster Session, Anaheim, CA (Sept. 2013).