

20th International Mixed-Signal Testing Workshop

Université Pierre et Marie Curie
Paris, France

Timing Measurement BOST With Multi-Bit Delta-Sigma TDC

T. Chujo, D. Hirabayashi, T. Arafune

S. Shibuya, S. Sasaki, H. Kobayashi

M. Tsuji , R. Shiota, M. Watanabe, N. Dobashi

S. Umeda, H. Nakamura, K. Sato

Gunma University, STARC, Hikari Science



Contents

- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

Contents

3


● Research Objective

- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

Research Objective

4


- Testing the timing between two repetitive digital signals
Ex. Data and clock
in Double Data Rate memory



- Short testing time
- Good accuracy



Implement BOST with small circuitry



BOST: Built-Out Self-Test

Our Work

Focus on Multi-bit $\Delta\Sigma$ Time-to-Digital Converter (TDC)

- Repetitive digital signals

→ $\Sigma\Delta$ TDC can be used

- Simple circuit

- Fine time resolution

- Testing time

Single-bit $\Sigma\Delta$ TDC	Long
-------------------------------	------

Multi-bit $\Sigma\Delta$ TDC	Short
------------------------------	-------

- Linearity

Single-bit $\Sigma\Delta$ TDC	Good
-------------------------------	------

Multi-bit $\Sigma\Delta$ TDC	Bad	due to delay elements mismatches
------------------------------	-----	----------------------------------



For their compensation

DWA algorithm, BOST (FPGA) verification

Contents


- Research Objective
- **Timing Measurement with $\Delta\Sigma$ TDC**
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

$\Delta\Sigma$ TDC Features


Timing T measurement between CLK1 and CLK2



$\Delta\Sigma$ Time-to-Digital Converter (TDC)




- Simple circuit
- High linearity
- Measurement time → longer \Rightarrow time resolution → finer




$$T \propto \# \text{ of } 1's \text{ at } Dout$$

Principle of $\Delta\Sigma$ TDC




$\Delta\Sigma$ TDC Configuration

9





Single-Bit $\Delta\Sigma$ TDC



$$\text{Time resolution : } \frac{2\tau}{\# \text{ of } D_{out} N_{DATA}}$$

I : $-\tau < \Delta T < +\tau$




Delay line with 1bit digital input is inherently linear.

Operation of Single-Bit $\Delta\Sigma$ TDC

11


In case $D_{out} = 1$



Operation of Single-Bit $\Delta\Sigma$ TDC

12

In case $D_{out} = 0$




Contents

13

- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- **Multi-bit $\Delta\Sigma$ TDC**
- Analog FPGA Implementation
- Conclusion

Multi-Bit $\Delta\Sigma$ TDC


14



- 3-bit : 7 comparators and delays
- Fine time resolution with a given measurement time
↔
Shorter measurement time with a given time resolution
- TDC non-linearity due to mismatches among delay cells.


Multi-Bit $\Delta\Sigma$ TDC

15



Multi-Bit $\Delta\Sigma$ TDC


16



- 3-bit : $2^3 - 1 = 7$ comparators and delays
- Fine time resolution with a given measurement time
 - Shorter measurement time with a given time resolution
- TDC non-linearity due to mismatches among delay cells

Multi-Bit $\Delta\Sigma$ TDC

17



- 3-bit : $2^3 - 1 = 7$ comparators and delays
- Fine time resolution with a given measurement time
 \Updownarrow
 Shorter measurement time with a given time resolution
- TDC non-linearity due to mismatches among delay cells



Time Resolution Comparison

18

- Simulation conditions

	1-bit $\Delta\Sigma$ TDC	3-bit $\Delta\Sigma$ TDC
Rising timing edge difference (T)	-0.9 ~ 0.9 ns (Resolution : 0.04 ns)	-0.9 ~ 0.9 ns (Resolution : 0.04 ns)
Delay time (τ)	1 ns	0.145 ns
The number of digital outputs	2	2

■ A rising number of outputs for the interval T




Measurement Time Comparison

19


- ✓ Multi-bit takes short measurement time for a given time resolution



- A rising number of outputs for the interval T




Number of samples
Is 2




DWA (Data Weighted Averaging)

20




- Flash ADC outputs
→ shuffled by **DWA logic**,
fed into MUXs as **select** signals
- Delay mismatch effects
→ moved to high-frequency (**noise-shaping**)

Noise-Shaping




DWA & Noise Shaping

22




- Delay τ : integration & differentiation
- Delay mismatch $\Delta\tau$: differentiation

delay cell mismatch effects




delay cell mismatch effects

Noise Shape



DWA Operation


23



Pass a baton in relay race !

No DWA Digital input 1 at time 1

24




Delay cell selection

CLK1

$\tau + \Delta\tau_1$

7 comparators'
outputs



Delay cell selection

CLK1


$$\tau + \Delta\tau_1$$

$$\tau + \Delta\tau_2$$

7 comparators' outputs

No DWA Digital input 1 at time 3

26



Delay cell selection


CLK1

$\tau + \Delta\tau_1$

7 comparators' outputs


DWA Digital input 1 at time 1

27




DWA Digital input 2 at time 2

28



DWA Digital input 1 at time 3

29



Delay cell selection

CLK1


$τ + Δτ_4$

DWA logic outputs

7 comparators' outputs

DWA Effectiveness

30



Measure \mathbf{T}




\mathbf{T} is DC signal.


- Delay τ : integration & differentiation
- Delay mismatch $\Delta\tau$: differentiation

delay cell mismatch effects

delay cell mismatch effects



Noise Shape
→




Mismatch effects
reduction at DC


Simulation of $\Delta\Sigma$ TDC with DWA

31

- Output : 99 points



- Output : 599 points







ΔΣ TDC(with DWA)
ΔΣ TDC(without DWA)

- ✓ Reduce the effect of delay mismatches

$\Sigma\Delta$ TDC linearity is improved

DWA & Mismatches

32




- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

Analog FPGA Implementation

34

Programmable System-on-Chip (**PSoC**) Cypress Semiconductor




Analog-Digital Mixed-Signal FPGA

Advantages of
PSoC Implementation


- Low cost
- Short design time
- On-chip debug/design correction
- Easy for chip testing

Photo of $\Delta\Sigma$ TDC PSoC Implementation 35



Designed 3-bit $\Delta\Sigma$ TDC


36



- Delay τ 's are implemented with external R, C.
- R value can be chosen with external switch.


Phase Detector

37




Phase Detector and Integrator

38



3bit Flash ADC Without Encoder

39




Differential Input
+
Dynamic
Resistor Ladder

Input to DWA logic
MUX selection signal
for delay selection


DWA Logic Circuit

40




Implemented with small digital circuitry

Measured Result (Case 1)



Measured Result (Case 2)




- Research Objective
- Timing Measurement with $\Delta\Sigma$ TDC
- Multi-bit $\Delta\Sigma$ TDC
- Analog FPGA Implementation
- Conclusion

Circuit Performance Comparison


44

	Flash TDC	1-bit $\Delta\Sigma$ TDC	Multi-Bit $\Delta\Sigma$ TDC (without correction)	Multi-Bit $\Delta\Sigma$ TDC (with correction)
Circuit size	✗	○	○	○
Resolution	✗	○	○	○
Linearity	△	○	✗	○
Testing time	○	✗	○	○

Conclusion

- We propose to use $\Delta\Sigma$ TDC for digital signal timing measurement
- Multi-bit $\Delta\Sigma$ TDC
 - Short measurement time
 - Fine time resolution
 - Non-linearity due to mismatches among delay cells
 -  DWA algorithm for linearity improvement
 - Analog FPGA verification

Low cost, high quality digital timing test can be realized using BOST.



Time is GOLD !!

$\Delta\Sigma TDC$ is a key.

References

47

Flash-type TDC (first paper)

- [1] Y. Arai, T. Baba, “A CMOS Time to Digital Converter VLSI for High-Energy Physics”, IEEE Symposium on VLSI Circuits (1988).

$\Delta\Sigma$ TD (first paper)

- [2] B. Young, K. Sunwoo A. Elshazly, P. K. Hanumolu, “A 2.4ps Resolution 2.1mW Second-order Noise-shaped Time-to-Digital Converter with 3.2ns Range in 1MHz Bandwidth,” IEEE Custom Integrated Circuits, San Jose (Sept. 2010)

Multi-bit $\Delta\Sigma$ TDC Linearity Improvement

- [3] S. Uemori, M. Ishii, H. Kobayashi, et. al., “Multi-bit Sigma-Delta TDC Architecture with Improved Linearity,” Journal of Electronic Testing : Theory and Applications, Springer, vol. 29, no. 6, pp.879-892 (Dec. 2013).

Application of $\Delta\Sigma$ TDC to Phase Measurement

- [4] D. Hirabayashi, Y. Osawa, N. Harigai, H. Kobayashi et. al., ”Phase Noise Measurement with Sigma-Delta TDC”, IEEE International Test Conference, Poster Session, Anaheim, CA (Sept. 2013).