Study on Digital Multiplier Architecture Using Square Law





Gunma University Kobayashi Lab

- Research Background
- Digital Multiplier Algorithm
- Design of Multiply Circuit and Simulation Verification
- Circuit Design Using Squaring Calculation Logic and Simulation Verification
- Compared with Each methods
- Future Work
- Conclusion

Research Background

- Digital Multiplier Algorithm
- Design of Multiply Circuit and Simulation Verification
- Circuit Design Using Squaring Calculation Logic and Simulation Verification
- Compared with Each methods
- Future Work
- Conclusion

Research Background



 Digital multiplier hardware implementation algorithm has been a research topic for 50 years.

Decrease of the multiplier scale is still a research topic .



Calculation of the sum of partial products increases

Purpose of Study



Composition of array digital multiplier

Multiplier (Using 2D array of full adders) • Circuit size

Power



Computation time

Ex: In 6bit \times 6bit situation 6 \times 6 = 64 full adders are needed



circuit size • power • computation time

Research Background

Digital Multiplier Algorithm

- Design of Multiply Circuit and Simulation Verification
- Circuit Design Using Squaring Calculation Logic and Simulation Verification
- Compared with Each methods
- Future Work
- Conclusion

Investigated Multiplier Algorithm



Multiplier A×B Number of additions : B times

What is Look Up Table (LUT)



- Research Background
- Digital Multiplier Algorithm
- Design of Multiply Circuit and Simulation Verification
- Circuit Design Using Squaring Calculation Logic and Simulation Verification
- Compared with Each methods
- Future Work
- Conclusion

Improvement Plan of Implementation Circuit



Number of Bits Handled by LUT



The number of input bits is reduced by half

LUT size will be significantly reduced

12/36

Divide & Conquer Method Analysis

In 8 bit case $(A = 11001001 : 201_{10})$

8bit x 8bit divide 4bit $[A_H]$, $[A_L]$ Calculated by each $[A_H]$, $[A_L]$



Divided input, output values up and down

A = 11001001 $A_{H} = 1100 : 12_{10}$ $A_L = 1001 : 9_{10}$ Conquer $A_{H}^{2} = 10010000:144_{10}$ $A_L^2 = 1010001:81_{10}$ $A_H A_L = 1101100:108_{10}$

Divide & Conquer Method Analysis

$$A^{2} = A_{H}^{2}(Nbit \, left \, shift) + A_{H}A_{L}\left((\frac{N}{2} + 1)bit \, left \, shift\right) + A_{L}^{2}$$

$$\bigvee N=8 \text{ bit situation}$$

$$A^{2} = A_{H}^{2}(\textbf{8bit left shift}) + A_{H}A_{L}(\textbf{5bit left shift}) + A_{L}^{2}$$

 $A_H^2 = 10010000$ $A_H A_L = 1101100$ $A_L^2 = 1010001$

$$A^2 = 1001110111010001 : 40401_{10}$$

($A^2 = 201 \times 201 = 40401$)

- $A_H A_L$ (5*bit left shift*) = 110110000000
- $A_L^2 = 1010001$

Divide & Conquer Method Circuit



Using Divide & Conquer with X times , LUT size will decrease 2^X times

15/36

Divide & Conquer Method Circuit (8 bit case)



RTL Simulation (8 bit \times 8 bit)



Input values A, B are changed every 100 ns and 200 ns. A, B: input

 $G=A \times B$

G : output.

- Research Background
- Digital Multiplier Algorithm
- Design of Multiply Circuit and Simulation Verification
- Circuit Design Using Squaring Calculation Logic and Simulation Verification
- Compared with Each methods
- Future Work

Conclusion

Do NOT use LUT to Implement Square Law



Direct Squaring Calculation Logic Circuit



20/36

| Input | | | | | | Output | | | | | | | | |
|-------|----|----|----|----|----|--------|----|----|----|----|----|----|----|----|
| | | I3 | 12 | I1 | IO | | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| | 2 | 0 | 0 | 1 | 0 | 4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| | 3 | 0 | 0 | 1 | 1 | 9 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| | 4 | 0 | 1 | 0 | 0 | 16 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| | 5 | 0 | 1 | 0 | 1 | 25 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| | 6 | 0 | 1 | 1 | 0 | 36 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| | 7 | 0 | 1 | 1 | 1 | 49 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| | 8 | 1 | 0 | 0 | 0 | 64 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 9 | 1 | 0 | 0 | 1 | 81 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| | 10 | 1 | 0 | 1 | 0 | 100 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| | 11 | 1 | 0 | 1 | 1 | 121 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| | 12 | 1 | 1 | 0 | 0 | 144 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| | 13 | 1 | 1 | 0 | 1 | 169 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| | 14 | 1 | 1 | 1 | 0 | 196 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| | 15 | 1 | 1 | 1 | 1 | 225 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |



The Layout of Direct Squaring Calculation Logic Circuit





Circuit creates individual logic expressions by the number of bits of input

Simulation Result



Input 4 bit × 4bit circuit

Using direct squaring calculation logic circuit was validated.

- Research Background
- Digital Multiplier Algorithm
- Design of Multiply Circuit and Simulation Verification
- Circuit Design Using Squaring Calculation Logic and Simulation Verification
- Compared with Each methods
- Future Work

Conclusion

Comparison of Various Algorithms



Square law method **m** faster computation

Using D&C reduces LUT size

- Research Background
- Digital Multiplier Algorithm
- Design of Multiply Circuit and Simulation Verification
- Digital Multiplier Architecture Using Square Law and Simulation Verification
- Compared with Each methods
- Future Work
- Conclusion

Future Work

• Consideration of multipliers in other methods Using $AB = \frac{1}{4} \{ (A + B)^2 - (A - B)^2 \}$ multiplier algorithm to realize circuit design



Create squaring calculation logic circuit of upper bit

Perform FPGA implementation and confirm operation

- Research Background
- Digital Multiplier Algorithm
- Design of Multiply Circuit and Simulation Verification
- Circuit Design Using Squaring Calculation Logic and Simulation Verification
- Compared with Each methods
- Future Work
- Conclusion

Conclusion

- Discussion the multiplication algorithm based on square law
- Propose Divide & Conquer method to reduce the LUT size in RTL level validation by simulation

reduce computation

circuit area reduction

 Consider reduction of multiplication using squaring calculation logic in RTL level validation by simulation



create dedicated circuit to calculate square simple

Thanks for your listening

Q:This is the operation used in multiplication, have you considered how to make the other operation (such as sin, cos operation) simple?

A:To use LUT also can realize sin and cos operation, but the capacity of LUT also large. I will consider it in the future. (After publication, I find an paper named *Application of LUT Cascades to Numerical Function Generators* can let the sin 、 cos operation simple.)

Q:To explain the figure that comparison of various algorithms.

A:In left picture, the horizontal axis represent the number of bits that need to be multiplied, the vertical axis represent the add times. With the increase in the number of bit, the square law method has less computation adder times.

In right picture, the horizontal axis represent the number of bits that need to be multiplied, the vertical axis represent the number of required bit in LUT. With the increase in the number of bit, using Divide&Conquer method can reduce the size of LUT.