1st IEEE International Workshop on Automotive Reliability & Test ART Workshop



Redundant SAR ADC Algorithms for Reliability Based on Number Theory

Y. Kobayashi, T. Arafune, S. Shibuya <u>H. Kobayashi</u>, H. Arai



Gunma University



Nov. 17-18, 2016

Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Outline

<u>Objective</u>

- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

We show here

redundancy design example for reliability.

We hope that this stimulates automotive reliability & test engineers





Objective

 Development of <u>Reliable & High-speed</u> SAR ADC

Our Approach

 Redundancy search algorithm design with <u>Number Theory</u>

SAR ADC : Successive Approximation Register ADC

Outline

- Objective
- <u>SAR ADC</u>
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion



Automotive Electronics are in spotlight

High-speed, Reliable "SAR ADC" in microcontroller is needed



Redundancy design for error correction

Design issues (* *

SAR ADC Configuration



	St	ер	1st	2nd	3rd	4th	5th	
5bit-5step SAR ADC	Weigh	t p(k)	16	8	4	2	1	ουτρυτ
		31						31
\triangleright Analog Input \cdot 7.3 \/		30						30
Analog Input . 7.5 v		29						29
N Dipory woight :		28						28
P Dinary weight.		27						27
		26						26
10, 8, 4, 2, 1		25						25
0		24						24
A REAL PROPERTY OF THE PROPERT		23						23
The state of the s		22						22
		21						21
Laft? Diabt?		20						20
		19						19
		18						18
		17						17
	Level	16						16
		15						15
		14						14
		13						13
		12						12
		11						11
		10						10
		9						9
		8						8
		7						7
		6						6
		5						5
		4						4
		3						3
		2						2
		1						1
		0						0

I

5bit-5step SAR ADC

Analog Input : 7.3 VBinary weight :



Step		1st	2nd	3rd	4th	5th	tt			
Weigh	t p(k)	16	8	4	2	1	ουτρυτ			
	31						31			
	30						30			
	29						29			
	28						28			
	27			~~~~~			27			
	26						26			
	25						25			
	24						24			
	23						23			
	22						22			
	21						21			
	20			<u> </u>			20			
	19		Down!							
	18									
	17									
aval	16						16			
evei	15						15			
	14						14			
	13						13			
	12						12			
	11						11			
	10						10			
	9						9			
	8		V				8			
	7						7			
	6						6			
	5						5			
	4						4			
	3						3			
	2	I n I					2			
	1] 🗸 [1			
	0	۲-					0			

5bit-5step SAR ADC

Analog Input : 7.3 V
Binary weight :



Step		1st	2nd	3rd	4th	5th	
Weight p(k)		16	8	4	2	1	ουτρυτ
	31						31
	30						30
	29						29
	28						28
	27						27
	26						26
	25						25
	24						24
	23						23
	22						22
	21						21
	20						20
	19						19
	18						18
	17						17
	16						16
Levei	15						15
	14						14
	13						13
	12						12
	11						11
	10				DI		10
	9						9
	8		N N				8
	7		_				7
	6						6
	5				1		5
	4						4
	3	[]					3
	2	1 ∩ 1	1 ∩ 1	1 1 1			2
	1	 V	 V				1
	0	۰ ا					0

5bit-5step SAR ADC

Analog Input : 7.3 VBinary weight :

7.3
$$\Rightarrow$$
00111 \Rightarrow 7
 \checkmark / \checkmark
16 $-8-4+2+1+0.5-0.5=7$



Step		1st	2nd	3rd	4th	5th	
Weigh	t p(k)	16	8	4	2	1	ουτρυτ
	31						31
	30						30
	29						29
	28						28
	27						27
	26						26
	25						25
	24						24
	23						23
	22						22
	21						21
	20						20
	19						19
	18						18
	17						17
ا میرما	16						16
	15			~~~~~			15
	14			~~~~~			14
	13		\				13
	12		\				12
	11						11
	10						10
	9						9
	8		V				8
	7						< 7
	6					/	6
	5			<u> </u>	7		5
	4		- <u></u>				4
	3						3
	2	🚺	4 🚺 🛛	1	¥ 1 L	1 [2
	1					▋╹	1
	0						0

Outline

- Objective
- SAR ADC
- <u>SAR ADC Redundancy Design</u>
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

SAR ADC Redundancy Design



Redundancy Design Operation(No Error)



Redundancy Design Operation(One Error)



Issues of Conventional Method



- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Fibonacci Sequence

Fibonacci Definition

$$F_0 = 0$$

$$F_1 = 1$$

$$F_{n+2} = F_n + F_{n+1}$$
 (n=0,1,2...)

Example of Fibonacci number



Leonardo Fibonacci (Italy:1170-1250)

Property

The closest terms ratio : "Golden Ratio"

(about 1.62)

$$\lim_{n \to \infty} \frac{F_n}{F_{n-1}} = 1.618033988749895$$

Fibonacci Numbers

0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144...

We can see Fibonacci numbers in nature, especially in plants.









Golden Ratio

Golden Ratio : $\lim_{n\to\infty} \frac{F_n}{F_{n-1}} = 1.618033988749895 = \varphi$

The most beautiful ratio









Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Use of Fibonacci Sequence



Fibonacci Weighted (Radix=1.62)

Realize 1.62 weighted by using only integer

Correction of Fibonacci Redundancy Design^{25/55}

Fibonacci sequence SAR ADC Found out properties of two points ! Correctable range q(k) is always Fibonacci number F_{M-k-1}. q(k) is exactly in contact q(k+1) without overlap.

Ste	эр	1st	2nd	3rd	4th	5th	6th	7th
Weigh	tp(k)	16	8	5	3	2	1	1
	33							
	32							
	31							
	30							
	29							
	28							
	27							
	26							
	25							
	24							
	23							
	22							
	21							
	20							
	19							
	18							
Levei	17							
	16							
	15							
	14							
	13							
	12							
	11							
	10							
	9							
	8							
	7							
	6							
	5							
	4							
	3							
	2							
	1							
	0							
	-1							
	-2							

Correction of Fibonacci Redundancy Design^{26/55}



Correction of Fibonacci Redundancy Design^{27/55}

Fibonacci sequence SAR ADC

Found out properties of two points !

 Correctable range q(k) is always Fibonacci number F_{M-k-1}.
 q(k) is exactly in contact q(k+1)

without overlap.



Correction of Fibonacci Redundancy Design^{28/55}



Comparison with Other Radix Methods

Proposed method

1.62

Standard !

5bit SAR ADC

Step

Weight p(k)

31

30

29

28 27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

6

5

4

3

2

Level

Conventional method

Radix=1.7

1st

16

 Λ

q(1)

Radix is **bigger** than 1.62

3rd

8

4th

5

1

 $\mathbf{M}_{q(3)}$

a(2)

5th

3

q(4)

6th

2

1

separated

2nd

14



Radix is **smaller** than 1.62 overlapped

Conventional method

1.55



Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- Conclusion

Internal DAC Output Settling Time



Internal DAC Incomplete Settling

32/55

Shorten AD Conversion time



Reduction of AD Conversion Time

5bit SAR ADC

Binary search



Comparison of SAR AD Conversion Time



At fixed clock,

Fibonacci is the shortest AD conversion time !!

Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- <u>Realization of Fibonacci DAC</u>
- Conclusion

Binary SAR ADC Configuration



Fibonacci SAR ADC Configuration



Fibonacci SAR ADC Configuration



Binary and Fibonacci DACs



Principle of Fibonacci Voltage Generation



Proposal of R//R Fibonacci DAC

R-R resistor ladder

Generate Fibonacci voltage of odd term





Fibonacci DAC Architecture



Outline

- Objective
- SAR ADC
- SAR ADC Redundancy Design
- Proposed SAR Algorithm Using Fibonacci Sequence
 Fibonacci Sequence and Golden Ratio
 Fibonacci Weighted SAR ADC
 DAC Settling Time
- Realization of Fibonacci DAC
- <u>Conclusion</u>

Propose redundant SAR ADC design methods

Get important properties by using Fibonacci sequence
 Reliable

Correctable difference covers <u>wide</u> input range

Shortest SAR AD Conversion

Conversion time is the shortest in a fixed clock

Radix-Standard

Golden ratio φ establish radix standard

Propose <u>beautiful</u> DAC structures which generate Fibonacci voltages.



Hope that these will contribute to automotive applications !

Appendix

Configuration of Redundancy SAR ADC



SAR ADC circuits consist of mostly digital circuit.

Chip of Redundancy SAR ADC

(0.18um CMOS 2.5mm x 2.5mm)



Additional circuits

are very small !!

Temporal vs Spatial Redundancy

- Temporal redundancy
- Spatial redundancy
 SAR ADC
 with 3 comparators [1]



I have a feeling

temporal redundancy is more effective.

 M. Hotta, M. Kawakami, H. Kobayashi, et. al., "SAR ADC Architecture with Digital Error Correction", IEEJ Trans. Electrical and Electronic Eng. (Nov. 2010).

Redundancy vs Testing

Robust design makes its testing difficult.

Redundancy hides defects in DUT.

Testing of redundant systems is a challenge.

Silver Ratio



LSI Scaling vs. Silver Ratio

LSI Scaling Rule



Silver Ratio Weight



53/55

Silver Ratio Weight SAR ADC

5bit 8step SAR ADC

Step		1:	st	2n	d	3rd		4th		5th	6th	7th	8th	output
Weigh	<u>t p(k)</u>	1	6	4		4		2 2		2	1	1	1	σατρατ
	31									a(5)	a(6)			31
	30			ļ						4(-)	4(0)			30
	29					a(2) $a(A)$						29		
	28					41.	"	41	7/					28
	27						Υ		£					27
	26									<u> </u>	.			26
	25		4	-	21									25
	24	4	(_)	4(2						Y			24
	23													23
	22									V	Y			22
	21													21
	20					Y		V			Y			20
	19					1		1						19
	18									V				18
	17													17
11	16		~~~	V					/		Y			16
Levei	15							4						15
	14									V	Y			14
	13													13
	12								/		V			12
	11					1		4						11
	10									V	V			10
	9													9
	8		/	V				V	/ · · ·		V			8
	7							4						7
	6									V	V			6
	5													5
	4								/		V			4
	3													3
	2									V	V			2
	1													1
	0													0

SAR ADC Speed Comparison



For 3 kinds of clocks, the silver ratio SAR ADC is the fastest !

Number theory for Engineering



"Number theory is the queen of mathematics" Carolus Fridericus Gauss

Past Number theory

Beautiful and Mysterious was NEVER practical

Carolus Fridericus Gauss Current Number theory (1777-1855)

used information communication processinggood match to digital technology

Number theory application for ADC/DAC is a frontier. There are great chances for new discovering !



Kobayashi Laboratory