

Optimization and Analysis of High Reliability 30-50V Dual RESURF LDMOS

Jun-ya Kojima, Jun-ichi Matsuda, Masataka Kamiyama,
Nobukazu Tsukiji, Haruo Kobayashi



Gunma University, Japan




- Research Background & Objective
- Conventional ①, ② & Proposed LDMOS
- Simulation Results
 - I_{DS} - V_{DS} Characteristics
 - Breakdown Characteristics & Locations
 - Hole Current Density & Electric Field Profiles
 - Tradeoff Between $R_{on}A$ & BV_{DS}
 - Total Power Dissipation
- Conclusion

- **Research Background & Objective**
- Conventional ①, ② & Proposed LDMOS
- Simulation Results
 - I_{DS} - V_{DS} Characteristics
 - Breakdown Characteristics & Locations
 - Hole Current Density & Electric Field Profiles
 - Tradeoff Between $R_{on}A$ & BV_{DS}
 - Total Power Dissipation
- Conclusion

Research Background & Objective

LDMOS (Laterally Diffused MOSFETs)

- A kind of power MOSFETs
- Used as switching devices of DC-DC converters (at less than 100V)
- Generally high on-resistance



LDMOS for 30-50V automotive applications require high reliability

Important points

- Impact ionization
- Current expansion
(Due to Kirk effect)




Suppression !

Objective

Obtain high reliability LDMOS with low on-resistance

- Research Background & Objective
- **Conventional ①, ② & Proposed LDMOS**
- Simulation Results
 - I_{DS} - V_{DS} Characteristics
 - Breakdown Characteristics & Locations
 - Hole Current Density & Electric Field Profiles
 - Tradeoff Between $R_{on}A$ & BV_{DS}
 - Total Power Dissipation
- Conclusion

Conventional ①, ② & Proposed LDMOS



Conv. ① ※

Conv. ② ※

Proposed LDMOS

Enhanced RESURF
with Dual P-buried Layers

Further Enhanced RESURF
with a Field Plate

(RESURF : Reduced Surface Field)

+

Lower on-resistance

- Shorter drift region
- Field Plate (Increased drift dose)
- Increased source n+ dose

0.35 μ m process	
Gate length	0.35 μ m
Gate oxide thickness	12nm
Drift length	2.65 μ m
Device width	0.3 μ m
(Field plate length	1.925 μ m)
(Drift-Field plate	
oxide thickness	0.3 μ m)

※J. Matsuda, et al., "A Proposal of High Reliability Nch-LDMOS," IEEJ Workshop, SPC-15-148, Nagasaki (Oct. 2015).

I . Shorter drift region

➔ Reduction of on-resistance (R_{on})


Resistance \propto Length

II . Field Plate (FP)

➔ Enhancement of RESURF effect
⇒ Increased drift dose ⇒ Lower R_{on}

III . Increased source n+ dose



- ➔
- Lower source resistance ⇒ Lower R_{on}
 - Suppression of back-gate effect ⇒ increase of current drivability



Optimization of Proposed LDMOS

Optimized drift dose & FP length to obtain maximum BV_{DS}


Drift dose $\Rightarrow 2.13 \times 10^{12} \text{cm}^{-2}$
FP length $\Rightarrow 1625 \text{nm}$



- Research Background & Objective
- Conventional ①, ② & Proposed LDMOS
- **Simulation Results***
 - **I_{DS} - V_{DS} Characteristics**
 - **Breakdown Characteristics & Locations**
 - **Hole Current Density & Electric Field Profiles**
 - **Tradeoff Between $R_{on}A$ & BV_{DS}**
 - **Total Power Dissipation**
- Conclusion

*Simulator: 3D TCAD (Device Simulator: Advance/DESSERT)
Developed by AdvanceSoft Corporation, Japan

$I_{DS}-V_{DS}$ Characteristics



	Conv. ①	Conv. ②	Optimized
Current expansion suppression	×	○	○
Specific on-resistance $R_{on}A$ ($A=\text{width} \times \text{pitch}$)	68.7m Ω mm ² ($A=0.3 \times 4\mu\text{m}^2$)	69.3m Ω mm ² ($A=0.3 \times 4\mu\text{m}^2$)	44.8m Ω mm ² ($A=0.3 \times 3.725\mu\text{m}^2$)


Low reliability

High reliability

High reliability

Low $R_{on}A$




Breakdown Characteristics & Locations ^{11/17}





BV_{DS} values below
are high enough for 50V operation.



No problem in all structures

	Conv. ①	Conv. ②	Optimized
Breakdown Voltage	67.6V	61.0V	60.7V
Breakdown location ↓ All in the <u>bulk</u> Good ESD performance !			

Hole Current Density & Electric Field Profiles




	Conv. ①	Conv. ②	Optimized
Hole current density near the gate-side drift edge	High	Low	Low (peak around x=1800nm)
Magnitude of electric field near the drain-side drift edge	High	Middle	Low (peak around x=2700nm)



Generation of impact ionization	High	Low	Low (Difference of peak position)
---------------------------------	------	-----	-----------------------------------

✧ Thanks to dual RESURF

Tradeoff Between $R_{on}A$ & BV_{DS}



The optimized LDMOS has good $R_{on}A$ and BV_{DS} characteristics




Ref[1]:S.Pendharkar "7 to 30V state-of-art power device implementation in 0.25μm LBC7 BiCMOS-DMOS process technology" Proc. Of ISPSD, p419-422, 2004. (Texas Instruments(USA))


Ref[2]:R.Zhu, "Implementation of high-side, "high-voltage RESURF LDMOS in a sub-half micron smart power technology" ,ISPSD, p403-406, 2001. (Motorola (USA))

Ref[3.4]:Choul-Joo Ko, et al., "Implementation of Fully Isolated Low Vgs nLDMOS with Low Specific On-resistance," ISPSD, pp. 24-27 (2011). (Dongbu Hitek(Korea))

Switching Loss




Circuit for switching loss analysis




	Conv. ②	Optimized
$R_{on}A$ (mΩmm ²)	69.3	44.8
Q_g/A (nC/mm ²)	1.49	3.13
FOM (= $R_{on} \times Q_g$) (mΩnC)	104	141

(Figure of Merit)

❖ Larger capacitance caused by FP



Total Power Dissipation



Practical switching frequency range of DC-DC converters

- Total power dissipation = Gate driving loss + Switching loss + Conduction loss



Conv. ② > Optimized LDMOS 😊

- Research Background & Objective
- Conventional ①, ② & Proposed LDMOS
- Simulation Results
 - I_{DS} - V_{DS} Characteristics
 - Breakdown Characteristics & Locations
 - Hole Current Density & Electric Field Profiles
 - Tradeoff Between $R_{on}A$ & BV_{DS}
 - Total Power Dissipation
- **Conclusion**

Conclusion

We have obtained the optimized 30-50V LDMOS with

- (1) High reliability, (2) State-of-the-art $R_{on}A$ - BV_{DS} characteristics,
 (3) Low power dissipation density in the practical switching frequency range.

Items	Conv. ①	Conv. ②	Optimized	
Current expansion suppression	×	○	○	⇒(1)
$R_{on}A$ (mΩmm²)	68.7	69.3	44.8	⇒(2)
BV_{DS} (V)	68	61	60	⇒(2)
Breakdown location	Bulk	Bulk	Bulk	⇒(1)
Hole current density near the gate-side drift edge	High	Low	Low	⇒(1)
Magnitude of electric field near the drain-side drift edge	High	Middle	Low	⇒(1)
FOM(=$R_{on} \times Q_g$) (mΩnC)		104	141	
Total power dissipation density (In practical switching frequency range of DC-DC converters)		High	Low	⇒(3)

Acknowledgement

We would like to express sincere thanks to AdvanceSoft Corporation for lending us 3D TCAD simulator.

The 3D TCAD developed by AdvanceSoft Corporation was assisted by A-STEP program of Japan Science and Technology Agency, National Research and Development Agency.

Appendix

3D TCAD Simulator ... Advance/DESSERT (β ver.) AdvanceSoft Corporation

- Using models close to the actual structure





High precision


- No need to make the actual structure



Development in a short time




Simulator screen



Larger $R_{ON}A$



Smaller input capacitance




Smaller $R_{ON}A$





Larger input capacitance

because of Field Plate (Miller capacitance)



Tradeoff



Gate drive loss

$$\begin{matrix} \text{ON} & \frac{1}{2} CV^2 \\ \text{OFF} & \frac{1}{2} CV^2 \end{matrix} \left. \vphantom{\begin{matrix} \text{ON} \\ \text{OFF} \end{matrix}} \right\} \text{Period } CV^2$$

$\downarrow Q = CV$

Switching loss

Switching loss ①
(Switching mode)

Switching loss ②
(Conductive mode)



Total power dissipation [w]

$$= \boxed{f \times Q_g V_{GS}} + \boxed{f \times 2 \int_{\text{turn_ON}} i_{ds} v_{ds} dt} + \boxed{D_{ON} \times I_{DS} V_{DS}}$$



Frequency dependence

Duty ratio dependence


Conv. ②




Optimized





Conv. ②



Optimized





Resistance \propto Length





Shorter distance $\Rightarrow R_{on} \rightarrow$ Reduction



✘ The increase of electric field leads to the decrease of breakdown voltage.

Tradeoff

$R_{ON} \Leftrightarrow$ Breakdown voltage (BV_{DS})

Shorter Drift Region







✧ The increase of the parasitic capacitance due to the FP enhances RESURF effect, and the input capacitance as well.


Tradeoff

RESURF ↔ Input capacitance



Increased dose


- ➡ Carrier → Increased
- ➡ $R_{on} \rightarrow$ Reduction
- ➡ Current → Increased



Due to drift resistance

❖ Suppression of back-gate effect


Conv.



Larger $V_{s,int-sub} \rightarrow$ Change in V_{TH} is larger.


Larger voltage drop

Proposed



Smaller $V_{s,int-sub} \rightarrow$ Change in V_{TH} is smaller.

Suppression of back-gate effect







Increased dose




Carrier \rightarrow Increased

$R_{on} \rightarrow$ Reduction


Current \rightarrow Increased



$$V_{DS}=40V, V_{GS}=5V$$



Electron current density



Hole current density


The electron current flows in a deep drift region.

The high hole current density occurs in surface "A" and "B", and deep "C" regions.

App. Hole/Electron Current Density & Electric Field Profiles

(a) Optimized
 $V_{DS}=40V$, $V_{GS}=5V$

High electron current density & electric field generate holes.




The hot carriers generated in the “A” region would degrade MOSFET characteristics.
 The holes in the shallow “B” region mainly comes from the deep “C” region.

$$\text{Hole current by impact ionization} \\ \propto (\text{electron current}) \times (\text{electric field}) \times \exp(-A/\text{electric field})$$

(b) Optimized
 $V_{DS}=40V, V_{GS}=5V$

High electron current density & electric field generate holes.




Enhanced impact ionization occurs in the “C” region.

A part of the holes in the deep “C” region flows to the surface “B” region.

$$\text{Hole current by impact ionization} \propto (\text{electron current}) \times (\text{electric field}) \times \exp(-A/\text{electric field})$$

Conv. ② LDMOS → Meet to high speed switching
(Low switching loss during turn-on/off)



Synchronous back converter

Optimized LDMOS → Meet to low $R_{on}A$
(Low conduction loss)

	$R_{on}A$ [$m\Omega mm^2$]	Q_g/A [nC/mm^2]	Dissipation
Conv. ②	69.3	1.49	Low (Switching frequency > 10MHz)
Optimized	44.8	3.13	Low (Switching frequency < 10MHz)

Q1. 耐圧などはシミュレーションでどれほどの精度があるのか。

A1. We used a device simulator, DESSERT. This simulator can analyze device characteristics with high precision using latest and proven physical models. So, simulation results can be basically accurate.

Q2. 実際に作ったらどうか。

A2. The LDMOS can be made based on a conventional 0.35 μ m CMOS process. So, the fabrication of the LDMOS would not be complicated.

Q3. 製造のときにフィールドプレートや層のズレがあると思うが、耐圧とかは下がらないのか。

A3. If the amount of misalignment for the field plate and p-buried layers is less than $\pm 10\%$, the value of the breakdown voltage remains almost constant.

Q1: p.11の下の画像は実測なのか？

A1: 実測ではない。シミュレーションのみの結果である。

Q2: p.11に”good ESD performance“とあるが、なぜか？

A2: バルクでブレイクダウンが発生しており、ゲートでは発生していないから。

(上のように答えましたが、質問者は何度も質問し、その質問を私は正確に聞き取ることができませんでした。発表後、築地さんに尋ねたところ、質問者はBVDSのことをD-S間ではなくG-S間と勘違いしていたそうです。)

