

#### International Conference on Mechanical, Electrical and Medical Intelligent System

Nov. 29, 2017 (Wed)

## Study on Digital Multiplier Architecture Using Square Law and Divide-Conquer Method

<u>Yifei Sun</u>, Shu Sasaki, Dan Yao, Nobukazu Tsukiji and Haruo Kobayashi



Gunma University Division of Electronics and Informatics

t172d004@gunma-u.ac.jp



# OUTLINE

- Research Background
- Multiplication Algorithm using Square Law
- Divide & Conquer Method
- RTL Design and Simulation
- Conclusion

# OUTLINE

## • Research Background

- Multiplication Algorithm using Square Law
- Divide & Conquer Method
- RTL Design and Simulation
- Conclusion

## **Research Background**



 Digital multiplier hardware implementation algorithm has been a research topic for 50 years.

Decrease of the multiplier scale is still a research topic.

## How Digital Multiplier Works



Calculation of the sum of partial products increases

## Purpose of Study



Composition of array digital multiplier

The multiplier can be implementation in two dimensions by adder

Multiplier (Using square array of full adders) • Circuit size

Power



Computation time

Ex: In 6bit  $\times$  6bit situation 6  $\times$  6 = 64 full adders are needed



circuit size • power • computation time

# OUTLINE

## Research Background

- Multiplication Algorithm using Square Law
- Divide & Conquer Method
- RTL Design and Simulation
- Conclusion

## Investigated Multiplier Algorithm<sup>1</sup>



## Investigated Multiplier Algorithm<sup>(2)</sup>





Squaring 3 times
 Addition twice
 Subtraction once

 <sup>1</sup>/<sub>2</sub> operation can be realized
 with 1-bit left shift
 or just interconnection change

## What is Look Up Table (LUT)



## Number of Bits Handled by LUT



Number of input bits is reduced by  $1/2 \implies$  LUT size is reduced by 1/32

## Do Not use LUT to Implement Square Law



## **Direct Squaring Calculation Logic Circuit**



### **Direct Squaring Calculation Logic Circuit**





Using direct squaring calculation logic circuit

## **Truth Table and Logic Expression**



#### Usage of Absolute Value for Squaring Calculation

#### Consider to handle negative numbers for the multiplier

 $AB = \frac{1}{4} [(A + B)^2 - (A - B)^2]$ 

 $\Lambda \perp B$  or  $\Lambda \_ B$  are  $\Lambda$  hit situation

A or B a	are 3 bit s	situation	A+B or A-B are 4 bit situation									
unsign	sign	binary	unsign	sign	binary	unsign	sign	binary				
0	0	000	0	0	0000	8	-8	1000				
1	1	001	1	1	0001	9	-7	1001				
2	2	010	2	2	0010	10	-6	1010				
3	3	011	3	3	0011	11	-5	1011				
4	-4	100	4	4	0100	12	-4	1100				
5	-3	101	5	5	0101	13	-3	1101				
6	-2	110	6	6	0110	14	-2	1110				
7	-1	111	7	7	0111	15	-1	1111				

C or D

Convert negative number to its absolute value



direct squaring calculation logic circuit  $C \geq 0$ 

 $C \leq -1$  reversal C in every bit plus 1  $\Rightarrow$  obtain |C|than realizes direct squaring calculation logic circuit

(1)

A + B = CA - B = D

$$8 \le C \le 6$$
$$7 \le D \le 7$$

#### Circuit Realization of Absolute Value for Squaring Calculation



This structure reduces the hardware whether it were implemented with LUTs or dedicated logic

## OUTLINE

- Research Background
- Multiplication Algorithm using Square Law
- Divide & Conquer Method
- RTL Design and Simulation
- Conclusion

## Improvement Plan of Implementation Circuit



## **Divide & Conquer Method Analysis**

In 8 bit case  $(A = 11001001 : 201_{10})$ 

8bit x 8bit divide 4bit  $[A_H]$ ,  $[A_L]$ Calculated by each  $[A_H]$ ,  $[A_L]$ 

 $A_H$  $\mathbf{O}$ 0  $A_{I}$ 0 1 A = 11001001

Divided input, output values up and down

A = 11001001 $A_{H} = 1100 : 12_{10}$  $A_L = 1001 : 9_{10}$ Conquer  $A_{H}^{2} = 10010000:144_{10}$  $A_L^2 = 1010001:81_{10}$  $A_H A_L = 1101100:108_{10}$ 

## **Divide & Conquer Method Analysis**







First method Realization circuit

Second method Realization circuit

$$A^{2} = A_{H}^{2}(8bit \ left \ shift) + A_{H}A_{L}(5bit \ left \ shift) + A_{L}^{2}$$

#### $A = 11001001 = (201)_{10}$

 $A^2 = 1001110111010001 : 40401_{10}$ 

$$(A^2 = 201 \times 201 = 40401)$$

 $A_{H}^{2}(8bit \ left \ shift) = 1001000000000000(36864)_{10}$   $A_{H}A_{L}(5bit \ left \ shift) = 110110000000(3456)_{10}$  $A_{L}^{2} = 1010001 = (81)_{10}$  First method using

 $A_H^2 = 1001000 = (144)_{10}$ 

 $A_L^2 = 1010001 = (81)_{10}$ 

 $A_H A_L = 1101100 = (108)_{10}$ 

First method using Divide & Conquer

$$A^2 = 36864 + 3456 + 81 = 40401$$

The value obtained by the Divide & Conquer method and the direct calculated value of square of A are the same

## Divide & Conquer Method Circuit



Using divide & conquer with X times , LUT size will decrease  $2^X$  times

## Divide & Conquer Method Circuit (8 bit case)



## OUTLINE

- Research Background
- Multiplication Algorithm using Square Law
- Divide & Conquer Method
- RTL Design and Simulation
- Conclusion

## **RTL:** Register Transfer Level

#### 1.RTL Simulation using Second Divide & Conquer Method



A, B: input

 $G = A \times B$ 

G : output.

### 2.Layout of Direct Squaring Calculation Logic Circuit





This Circuit creates individual logic expressions by the number of bits of input

## 2.RTL Simulation using Direct Method



Input 4 bit × 4bit circuit

Input values A, B are changed every 10 ns and 160 ns.

A, B: input

Z : output.

Using direct squaring calculation logic circuit was validated.

## 3.RTL Simulation using Absolute Value

														120.000 n:	5				
Name	Value	Ons		20 ns		40 ns		60 ns		80 ns		100 ns		120 ns		140 ns		160 ns	İ
🕨 📑 AB[4:0]	0	$\bigcirc$	(12)	8	X 4 )	$\bigcirc$	-4	(-°)	-12	12	( 3	$\bigcirc$	3		<u>-3</u>	<b>X</b> -6	X - 3	$\sim$	<u>(</u> )
🕨 📷 A[2:0]	0	<b>0</b>	-3	-2	X -1	•	(1)	2	3	-4	-3	-2	-1		x 1	2	X	-4	-3
🕨 📷 B[2:0]	-3	<b>0</b>				-4							-	3					

 $3bit \times 3bit$ 

#### $AB=A \times B$

Input values A, B are changed every 10 ns and 70 ns. A B: input

AB: output

	10 p.c	190 p.c	11 00 pc	110 pc	120 54
Ć	12	( <u> </u>	<u> </u>	3	0
	<u> </u>	<u>-3</u>	<u>-2</u>	<u> </u>	<u> </u>
					3

-----

## OUTLINE

- Research Background
- Digital Multiplier Algorithm
- Multiplication Algorithm using Square Law
- RTL Design and Simulation
- Conclusion

## Conclusion

- Discussed multiplication algorithms based on square law
- Proposed divide & conquer method to reduce LUT size in RTL level validation by simulation
  - reduce computation & circuit size
- Considered reduction of multiplication using squaring calculation logic in RTL level validation by simulation



Consider to handle negative numbers for the multiplier in RTL level validation by simulation

## Thanks for your listening

#### Q and A

1. You have investigated the multiplication algorithm, or multiplier algorithm. Can you extend this algorithm to divide or division algorithm?

Answer: I have not consider use Divide & Conquer method to using division algorithm yet. Using Divide & Conquer method may be also can reduce the LUT size in division algorithm. I will consider it in the future.

2. You have improve the speed of the circuit square calculation, could you tell me some limitation of your method? Answer: For a large number of N, the LUT size is large and its speed may be slow. For a small number of N, its size is reduced significantly and also its access speed may be much faster.