

Linearity Improvement Algorithms of Multi-bit $\Delta\Sigma$ DA Converter –DWA, Self-Calibration and Their Combination

Jun-ya Kojima, Nene Kushita, Masahiro Murakami, Haruo Kobayashi

Gunma University, Japan




Research Objective

Objective

- Linearity improvement of Multi-bit $\Delta\Sigma$ DAC for analog signal generation

Approach



- Digital signal techniques using **DWA & self-calibration**



- Research Background
- DWA* Algorithm (* Data-Weighted Averaging)
- Self-Calibration Algorithm
- Simulation Configuration & Results
- New finding for HP $\Delta\Sigma$ DAC
- Conclusion

- **Research Background**
- DWA* Algorithm (* Data-Weighted Averaging)
- Self-Calibration Algorithm
- Simulation Configuration & Results
- New finding for HP $\Delta\Sigma$ DAC
- Conclusion


$\Delta\Sigma$ DA Converter (LP model)



Noise is **decreased at low frequency**
increased at high frequency



< Usage >

- Electric measurement
- Audio system



Multi-bit DAC Operation (1/3)

DAC input digital = +3



Digital	I_{out}
+3	$+3 \times I + (e_0 + e_1 + e_2)$
0	
-2	



Current $I_k = I + e_i$
 e_i : Current source mismatches

✓ We consider "Ternary" case \Rightarrow positive, zero, negative

(※ Binary case \Rightarrow positive, zero)

Multi-bit DAC Operation (2/3)

DAC input digital = 0



Digital	I_{out}
+3	$+3 \times I + (e_0 + e_1 + e_2)$
0	0
-2	



Current $I_k = I + e_i$
 e_i : Current source mismatches

✓ We consider "Ternary" case \Rightarrow positive, zero, negative

(※ Binary case \Rightarrow positive, zero)

Multi-bit DAC Operation (3/3)

DAC input digital = -2






Digital	I_{out}
+3	$+3 \times I + (e_0 + e_1 + e_2)$
0	0
-2	$-[2 \times I + (e_0 + e_1)]$

Current $I_k = I + e_i$
 e_i : Current source mismatches

✓ We consider "Ternary" case \Rightarrow positive, zero, negative

(※ Binary case \Rightarrow positive, zero)

Nonlinearity Problem of Multi-bit $\Delta\Sigma$ DAC



Merit

- Quantization error suppression
- Relax following filter requirement

Nonlinearity Problem



Currents are Difference for process variation inside IC chip

$$\left(\begin{array}{l} \text{Current } I_k = I + e_i \\ e_i : \text{Current source mismatches} \end{array} \right)$$



Objective is linearity improvement

- Research Background
- **DWA* Algorithm** (* Data-Weighted Averaging)
- Self-Calibration Algorithm
- Simulation Configuration & Results
- New finding for HP $\Delta\Sigma$ DAC
- Conclusion




Multi-bit DAC (1/2)

◆ Conventional segmented DAC

DAC input = +3

$$I_{out} = I_+ - I_-$$

$$= +3 \times I + (e_0 + e_1 + e_2)$$



- ✓ Currents are different due to process variation inside IC chip

$$\left(\begin{array}{l} \text{Current } I_k = I + e_i \\ e_i : \text{Current source mismatches} \end{array} \right)$$

Accumulate mismatch of particular cells

e_i



DAC Nonlinearity





Multi-bit DAC (2/2)

◆ Conventional segmented DAC


DAC input = -2

$$I_{out} = I_+ - I_-$$

$$= -[2 \times I + (e_0 + e_1)]$$



Cell number



- ✓ Currents are different due to process variation inside IC chip

$$\left(\begin{array}{l} \text{Current } I_k = I + e_i \\ e_i : \text{Current source mismatches} \end{array} \right)$$

Accumulate mismatch of particular cells

e_i



DAC Nonlinearity



Multi-bit DAC + DWA (1/2)



◆ DWA* DAC (*Data-Weighted Average)

DAC input = +3


$$I_{out} = I_+ - I_-$$

$$= +3 \times I + (e_0 + e_1 + e_2)$$

※ Switch ON in order



Cell number



Disperse mismatch of particular cells
 ⇒ Time-averaged
 ➡ Linearity improvement 😊

Multi-bit DAC + DWA (2/2)




◆ DWA* DAC (*Data-Weighted Average)

DAC input = -2

$$I_{out} = I_+ - I_-$$

$$= -[2 \times I + (e_3 + e_4)]$$

※ Switch ON in order



Disperse mismatch of particular cells
⇒ Time-averaged

➡ Linearity improvement 😊

- Research Background
- DWA* Algorithm (* Data-Weighted Averaging)
- **Self-Calibration Algorithm**
- Simulation Configuration & Results
- New finding for HP $\Delta\Sigma$ DAC
- Conclusion


Look Up Table: LUT

- Data is stored in LUTs

➔ Output data is selected corresponding to input

For example

Cat age	Human age
1	17
2	23
3	28
4	32
5	36
6	40
7	44
8	48




Self-Calibration Algorithm

Advance preparation

⇒ LUT data are created


to measure feedback values with $\Delta\Sigma$ ADC



LUT

Input	Output
0	
1	
2	2.135
3	
⋮	

◆ Realization of Self-calibration




LUT

Input	Output
0	0.000
1	1.241
2	2.135
3	2.926
⋮	

- Research Background
- DWA* Algorithm (* Data-Weighted Averaging)
- Self-Calibration Algorithm
- **Simulation Configuration & Results**
- New finding for HP $\Delta\Sigma$ DAC
- Conclusion

Simulation Configuration (LP model) ^{19/29}

◆ 2nd-order LP $\Delta\Sigma$ DAC




● Combination comparison


- ① 2nd LP $\Delta\Sigma$ Modu. + Nonlinear DAC
- ② 2nd LP $\Delta\Sigma$ Modu. + Nonlinear DAC + DWA (type I)
- ③ 2nd LP $\Delta\Sigma$ Modu. + Nonlinear DAC + self-calibration
- ④ 2nd LP $\Delta\Sigma$ Modu. + Nonlinear DAC + DWA (type I) + self-calibration (\Leftarrow Prop.)

➡ We verify linearity improvement


Simulation Results (LP model)




- $\Delta\Sigma$ DA output power spectrum
(Mismatch standard deviation : $\sigma = 1.0\%$)




① × DWA, × Self-calibration



② ○ DWA, × Self-calibration




③ × DWA, ○ Self-calibration



④ ○ DWA, ○ Self-calibration

SNDR Comparison (LP model)



	①	②	③	④
DWA	x	○	x	○
Self-calibration	x	x	○	○

Proposed circuit with DWA & self-calibration




(④


SNDR improvement




Great performance




(a) $\sigma = 5.0\%$



(b) $\sigma = 1.0\%$



(c) $\sigma = 0.1\%$



(d) $\sigma = 0.05\%$

● Performance evaluation



$$\text{SNDR} = \frac{\text{Signal}}{\text{Noise} + \text{Distortion}}$$

(Signal to Noise and Distortion Ratio)

- Research Background
- DWA* Algorithm (* Data-Weighted Averaging)
- Self-Calibration Algorithm
- Simulation Configuration & Results
- **New finding for HP $\Delta\Sigma$ DAC**
- Conclusion

$\Delta\Sigma$ DA Converter (HP model)

✓ Similarly, we have simulated for HP $\Delta\Sigma$ DAC



Noise is **decreased at high frequency**
increased at low frequency


Effective DWA Type for HP

- ✓ We found that DWA type I is effective for HP in the case of the ternary


Effective DWA type

	LP	HP
Binary (+, 0)	Type I	Type II
Ternary (+, 0, -)	Type I	Type I


← New finding



(Go → Go → Go → ...)




(Go → Back → Go → ...)



DWA DAC




Simulation Results for DWA Type I & II




(Mismatch standard deviation : $\sigma = 5.0\%$)

● Binary (+, 0)

Type I





Type II




● Ternary (+, 0, -)

New finding





SNDR Comparison (HP model)



(Mismatch standard deviation : $\sigma = 5.0\%$)

● Binary (+, 0) Great performance 😊

Type I





DWA Type II

Effective method

● Ternary (+, 0, -)

Type II



DWA Type I

Effective method

- Research Background
- DWA* Algorithm (* Data-Weighted Averaging)
- Self-Calibration Algorithm
- Simulation Configuration & Results
- New finding for HP $\Delta\Sigma$ DAC
- **Conclusion**

Conclusion

- Multi-bit $\Delta\Sigma$ DAC

Conventional:

Nonlinearity problem for process variation inside IC chip



Proposed:

Using **DWA & self-calibration** \Rightarrow **Linearity improvement**


- New finding

DWA type I

\Rightarrow Effective for HP in the case of the ternary


	LP	HP
Binary (+, 0)	Type I	Type II
Ternary (+, 0, -)	Type I	Type I

\Leftarrow New finding



Combining Great Things is Wonderful

DWA



Self-calibration

LUT

Cat age	Human age
1	17
2	23
3	28
4	32
5	36

Linearity improvement



Effective method \times Effective method \Rightarrow Wonderful effective method



Great food



Curry and rice

\times

Great food



Tonkatsu
(Japanese pork cutlet)

\Rightarrow

Delicious food !!



Katsu curry
(Curry rice with pork cutlet)