

Time-to-Digital Converter Architecture Using Asynchronous Two Sine Waves with Different Frequencies

Kosuke Machida

Haruo Kobayashi, Yuki Ozawa

Division of Electronics and Informatics

Gunma University


Outline

- Research Objective
- Proposed TDC Principle
- Individual Circuit
 - Trigger Circuit
 - Logic Circuit
- Resolution of Proposed TDC
- SPICE Simulation verification
- Conclusion

Outline



- **Research Objective**
- Proposed TDC Principle
- Individual Circuit
 - Trigger Circuit
 - Logic Circuit
- Resolution of Proposed TDC
- SPICE Simulation verification
- Conclusion

Time-to-Digital Converter



- Time-to-digital converter (TDC) measures **timing difference t_0** between t_1 , t_2 and outputs as a **digital value D_{out}**

TDC Application Examples



Inter-vehicular distance measurement




Satellite distance measurement

Comparison of TDC Architectures

	Conventional TDC	Proposed TDC
Circuit Architecture		
Delay Array	Necessary 😞	Not necessary 😊
Self Calibration	Required 😞	Not required 😊

Delay array have **variations** → **Self-calibration is required**

Comparison of frequencies



Same Frequencies

Clock frequency ≤ 1 [GHz]

$$t' \geq \frac{1}{1[\text{GHz}]} = 1 \text{ [ns]}$$

Different Frequencies

example

$$t' = \left| \frac{1}{f_2} - \frac{1}{f_1} \right|$$

$f_1 = 1$ [MHz]

$f_2 = 0.9999$ [MHz]

$t' \cong 0.1$ [ns]



Different frequencies \rightarrow **time resolution** \longleftrightarrow **measurement time**

Trade off


Outline

- Research Objective
- **Proposed TDC Principle**
- Individual Circuit
 - Trigger Circuit
 - Logic Circuit
- Resolution of Proposed TDC
- SPICE Simulation verification
- Conclusion


Proposed TDC Architecture



Basic Operation of Logic Circuit



Example d-flop
output




- $n_{all}(= n_1 + n_2 \dots)$
- $\overline{n_{all}}(= \overline{n_1} + \overline{n_2} \dots)$

- $n_{beat} \approx n_2 + \overline{n_2} = n_3 + \overline{n_3} = \dots = \frac{f_2}{|f_2 - f_1|}$

How we calculate to timing difference t_0

- Proposed TDC Principle


$$t_0 = \text{deviation points} \times \text{one time difference}$$



Details

$$t_0 = \{n_{beat}/2 - (\overline{n_{all}} - n_{all})\} \times t'$$

Timing difference generates deviation points





● **deviation** = $\{n_{beat}/2 - (\bar{n}_{all} - n_{all})\}$

= $\{(n_2 + \bar{n}_2)/2 - ((\bar{n}_1 + \bar{n}_2 + \dots) - (n_1 + n_2 + \dots))\}$ (in case $f_1 < f_2$)

Time resolution is one time difference

◆ One deviation points means
One time difference t' between D_1 and D_2



One time difference


$$t' = \left| \frac{1}{f_2} - \frac{1}{f_1} \right|$$

(=time resolution)

$t_0 = \text{deviation points} \times \text{one time difference}$

$$t_0 = \begin{cases} (\overline{n_{all}} - n_{all})t' & (\text{in case } f_1 > f_2) \\ \{n_{beat}/2 - (\overline{n_{all}} - n_{all})\}t' & (\text{in case } f_1 < f_2) \end{cases}$$


Q



Outline




- Research Objective
- Proposed TDC Principle
- **Individual Circuit**
 - **Trigger Circuit**
 - Logic Circuit
- Resolution of Proposed TDC
- SPICE Simulation verification
- Conclusion

Trigger Circuit Architecture & Operation






- Output starts to oscillate at rising timing edge of input
- Output waveform with no transient change

Track & Hold Circuit





Trigger Circuit's Simulation Results





Outline

- Research Objective
- Proposed TDC Principle
- **Individual Circuit**
 - Trigger Circuit
 - **Logic Circuit**
- Resolution of Proposed TDC
- SPICE Simulation verification
- Conclusion




Logic Circuit Architecture



D-flop sampled D1 by clock D2





Counter & Update



Outline


- Research Objective
- Proposed TDC Principle
- Individual Circuit
 - Trigger Circuit
 - Logic Circuit
- **Resolution of Proposed TDC**
- SPICE Simulation verification
- Conclusion

Time resolution image




Sampling D_1 by clock D_2

(in case $f_1 \ll f_2$)



Fine time resolution


(in case $f_1 \approx f_2$)



Coarse time resolution ?

Overlapped outputs

(in case $f_1 \approx f_2$)




overlap

(in case $f_1 \ll f_2$)

Fine
time resolution


Short
measurement
time



(in case $f_1 \approx f_2$)


Fine
time resolution

Long
measurement
time



Time Resolution of Proposed TDC


After overlap (in case $f_1 \approx f_2$)



$$t' = \left| \frac{1}{f_2} - \frac{1}{f_1} \right| = \left| \frac{f_1 - f_2}{f_1 f_2} \right| \Rightarrow \lim_{f_1 \rightarrow f_2} t' = \text{Fine time resolution}$$

When $f_1 \approx f_2$, the number of n_{beat} increase

After overlap example





$$n_{beat} = 5$$

$$n_{beat} = 10$$

increase $n_{beat} \approx \frac{f_2}{|f_2 - f_1|} \Leftrightarrow f_1 \approx f_2$

Fine time resolution & High linearity

Linearity of Proposed TDC



Low Linearity




High Linearity

RMS Error of Proposed TDC

$$\text{Root Mean Squared (RMS) error of } t_0 = \sqrt{\frac{1}{n_{\text{beat}}/2} \sum_{i=1}^{n_{\text{beat}}/2} (t_i)^2}$$

- t_i shows deviation between **set** t_0 and **calculated** t_0



Outline



- Research Objective
- Proposed TDC Principle
- Individual Circuit
 - Trigger Circuit
 - Logic Circuit
- Resolution of Proposed TDC
- **SPICE Simulation verification**
- Conclusion

SPICE Simulation Verification of Proposed TDC

◆ Simulation Conditions

$$f_1 = 99[\text{MHz}], f_2 = 100[\text{MHz}], t_0 = 1[\text{ns}]$$

◆ SPICE Simulation Results



At 5[μs] $n_{all} = 210$, $\overline{n_{all}} = 250$

➔ $t_0 = 1.01[\text{ns}]$ Error is **1**[%]

Outline

- Research Objective
- Proposed TDC Principle
- Individual Circuit
 - Trigger Circuit
 - Logic Circuit
- Resolution of Proposed TDC
- SPICE Simulation verification
- **Conclusion**

Conclusion

Summary

- ◆ TDC is proposed:
 - Using asynchronous two sine waves
 - With different frequencies
 - No delay line
 - No self-calibration required

Future task

- ◆ Perform simulations of entire TDC including trigger circuits.
- ◆ Considering the case of t_0 is larger than $1/(2f_1)$.

Thank you for your attention