



IEEE International Symposium on Intelligent Signal Processing and Communication Systems 2017

NOVEMBER 6-9, 2017, XIAMEN, CHINA



Nov. 9 NP-L2 Paper ID 11,

Study of Multistage Oscilloscope Trigger Circuit

S. Sakurai, S. Takigami, T. Ida, Y. Ozawa,
N. Tsukiji, Y. Kobori, H. Kobayashi, R. Shiota
Gunma University, Socionext Inc.



Outline

1. Research Objective
2. Analysis of Trigger Circuit
3. Multistage Trigger Circuit
4. Application to SAR-TDC
5. Summary

Outline


1. Research Objective
2. Analysis of Trigger Circuit
3. Multistage Trigger Circuit
4. Application to SAR-TDC
5. Summary

Oscilloscope Trigger Circuit



Application




Sequential Sampling
Oscilloscope



Trigger Circuit




Research Motivation



Brain



Smart



A lot of neurons



Each neuron has low capability

Each transistor has only simple capability

Large number



Good performance



Research Objective

1. Analysis of basic trigger circuits (two-stage and three-stage)
2. Extension to an N-stage trigger circuit, and its output formula.
3. Application to SAR-TDC for one-shot timing measurement

Outline

1. Research Objective
2. Analysis of Trigger Circuit
 - T/H Circuit, Gilbert Analog Multiplier
 - Basic Trigger Circuit
3. Multistage Trigger Circuit
4. Application to SAR-TDC
5. Summary

Trigger Circuit Configuration






- ❑ Sinusoidal wave based on time t_0
- ❑ Output signal with zero phase



 Construction with

Signal source
T/H circuit
Multiplier

Track / Hold Circuit



Gilbert Analog Multiplier




$$V_{Out1} = V_{CC} - R\bar{I}_o$$

$$V_{Out2} = V_{CC} - RI_o$$

$$V_{Out1} - V_{Out2} = R(I_o - \bar{I}_o) = RI_T * \tanh\left[\frac{V_1 - \bar{V}_1}{2V_T}\right] * \tanh\left[\frac{V_2 - \bar{V}_2}{2V_T}\right]$$

$$\cong \underline{V_1 * V_2}$$

Analysis of Two-stage Trigger Circuit.



• Track mode


$$\begin{aligned}
 V_{o \text{ Track}} &= \cos(\omega t) \cos(\omega t) + \cos\left(\omega t + \frac{\pi}{2}\right) \cos\left(\omega t + \frac{\pi}{2}\right) \\
 &= \cos^2(\omega t) + \sin^2(\omega t) \\
 &= 1
 \end{aligned}$$

• Hold mode


$$\begin{aligned}
 V_{o \text{ Hold}} &= \cos(\omega t) \cos(\omega t_0) + \sin(\omega t) \sin(\omega t_0) \\
 &= \cos(\omega(t - t_0))
 \end{aligned}$$

※ Trigger time: t_0


Two-stage CMOS Trigger Circuit




Two-stage CMOS Trigger Circuit



Simulation of Two-stage Trigger Circuit



Three-stage Trigger Circuit



Signal source

$$S_1 = \sin \omega t, S_2 = \sin \left(\omega t + \frac{2\pi}{3} \right), S_3 = \sin \left(\omega t + \frac{4\pi}{3} \right)$$

Triggered signal

$$F_1 = \sin \omega t_0, F_2 = \sin \left(\omega t_0 + \frac{2\pi}{3} \right), F_3 = \sin \left(\omega t_0 + \frac{4\pi}{3} \right)$$

Analysis of Three-stage Trigger Circuit

Signal source

$$S_1 = \sin \omega t, S_2 = \sin \left(\omega t + \frac{2\pi}{3} \right), S_3 = \sin \left(\omega t + \frac{4\pi}{3} \right)$$

Triggered T/H circuit output

$$F_1 = \sin \omega t_0, F_2 = \sin \left(\omega t_0 + \frac{2\pi}{3} \right), F_3 = \sin \left(\omega t_0 + \frac{4\pi}{3} \right)$$


• Track mode

$$\begin{aligned} V_{O_{track}} &= S_1(S_2 - S_3) + S_2(S_3 - S_1) + S_3(S_1 - S_2) \\ &= 0 \quad \text{(Constant)} \end{aligned}$$


• Hold mode

$$\begin{aligned} V_{O_{hold}} &= S_1(F_2 - F_3) + S_2(F_3 - F_1) + S_3(F_1 - F_2) \\ &= \frac{3\sqrt{3}}{2} \sin(\omega(t - t_0)) \end{aligned}$$


Three-stage CMOS Trigger Circuit



Simulation of Three-stage Trigger Circuit



Spectrum Comparison of Two-stage, Three-stage




Cancellation of the third harmonics due to three-stage structure.


Outline

1. Research Objective
2. Analysis of Trigger Circuit
- 3. Multistage Trigger Circuit**
4. Application to SAR-TDC
5. Summary

Configuration of N-stage Trigger Circuit



Consideration of N-stage Trigger Circuit



Output of three-stage


$$S_1(F_2 - F_3) + S_2(F_3 - F_1) + S_3(F_1 - F_2)$$

Same calculation




Extension to N-stage

$$\begin{aligned} & S_1(F_2 - F_3 - F_4 - \dots - F_{N-1} - F_N) \\ & + S_2(F_3 - F_4 - F_5 - \dots - F_N - F_1) \\ & + \dots \\ & + S_N(F_1 - F_2 - \dots - F_{N-2} - F_{N-1}) \end{aligned}$$




Consideration of N-stage Trigger Circuit



Signal source of three-stage

$$S_1 = \sin \omega t, \quad S_2 = \sin \left(\omega t + \frac{2\pi}{3} \right), \quad S_3 = \sin \left(\omega t + \frac{4\pi}{3} \right)$$

$$\theta_1 = 0 \quad \theta_2 = \frac{2\pi}{3} \quad \theta_3 = \frac{4\pi}{3}$$




Signal source of N-stage

$$S_n = \sin(\omega t + (n - 1)\theta), \quad \theta = \frac{2\pi}{N}$$

Derivation of N-stage Output

Using difference sequence



Increment when increasing the stage number

$$\begin{aligned}
 x_k &= V_{k+1} - V_k \\
 &= F_{k+1} \left(S_k - \sum_{l=1}^{k-1} S_l \right) - 2S_k F_1 + S_{k+1} \left(F_1 - \sum_{m=2}^{k-1} F_m \right)
 \end{aligned}$$

N-stage Output

$$V_N = S_1 F_2 + S_2 F_1 + \sum_{k=2}^{N-1} \left[F_{k+1} \left(S_k - \sum_{l=1}^{k-1} S_l \right) - 2S_k F_1 + S_{k+1} \left(F_1 - \sum_{m=2}^{k-1} F_m \right) \right]$$

Confirmation of N-stage Output

Matching with Three-stage

$$V_{o_N} = a_2 + \sum_{k=2}^{N-1} \left[F_{k+1} \left(S_k - \sum_{l=1}^{k-1} S_l \right) - 2S_k F_1 + S_{k+1} \left(F_1 - \sum_{m=2}^{k-1} F_m \right) \right]$$

$$V_{o_3} = S_1 F_2 + S_2 F_1 + \sum_{k=2}^2 \left[F_{k+1} \left(S_k - \sum_{l=1}^1 S_l \right) - 2S_k F_1 + S_{k+1} \left(F_1 - \sum_{m=2}^1 F_m \right) \right]$$


$$= S_1 F_2 + S_2 F_1 + [F_3(S_2 - S_1) - 2S_2 F_1 + S_3(F_1 - F_2)]$$

$$= S_1(F_2 - F_3) + S_2(F_3 - F_1) + S_3(F_1 - F_2)$$


$$V_{o_3} = S_1(F_2 - F_3) + S_2(F_3 - F_1) + S_3(F_1 - F_2)$$

Match

Output of Five-stage Trigger Circuit




Output Spectrum Comparison



Third harmonic cancellation

Second harmonic reduction by 30%

Multistage Configuration Merit




Third harmonic cancellation

Second harmonic reduction by 30%

Outline

1. Research Objective
2. Analysis of Trigger Circuit
3. Multistage Trigger Circuit
- 4. Application to SAR-TDC**
5. Summary



Time Digitizer Circuit




Time-to-Digital Converter (TDC)

Measure time difference between Start and Stop signals.

SAR-TDC Configuration



Need cycle clock for measurement



Reference[5]

Y. Ozawa, T. Ida, S. Sakurai, R. Jiang, H. Kobayashi, R. Shiota, "SAR ADC Architecture for One-Shot Timing Measurement with Full Digital Implementation,"

Problem of SAR-TDC and Remedy




Myth



Voltage signal **can** be held.



Timing signal **cannot** be held.



Our argument



Timing signal **can** be held !


One-shot Timing Measurement Using Trigger Circuit

Suggestion

Input START, STOP signal





Oscillate with initial phase at input timing




It can **hold the time difference** using two trigger circuits.

One-shot Timing Measurement Configuration



One-Shot Timing Measurement Simulation



Outline

1. Research Objective
2. Analysis of Trigger Circuit
3. Multistage Trigger Circuit
4. Application to SAR-TDC
5. **Summary**

Summary

- Investigation of CMOS trigger circuit
- Extension to N-stage trigger circuit, and its confirmation with SPICE simulated sinusoidal output power spectrum.
 - ➔ Harmonics reduction
- Proposal of one-shot timing measurement with trigger circuits and SAR-TDC.

Future works

- Harmonics suppression analysis based on derived formula.
- Circuit configuration that reduces Gilbert cell nonlinearity
- Implementation consideration including SAR-TDC.

Outline

1. Research objective
2. Analysis of Trigger circuit
3. Multistage Trigger Circuit
4. Applying to SAR-TDC
5. Summary

Back Up