

2019 IEEE VTS

April 23-25, 2019
MONTEREY(CA), USA



TEST RELIABILITY AND SECURITY CHALLENGES IN VLSI SYSTEMS

CALL FOR PAPERS

The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in testing, reliability and security of microelectronic circuits and systems. The VTS Program Committee invites original, unpublished **paper submissions** for VTS 2019. Proposals for the **innovative practices** and special **sessions tracks** are also invited.

Steering Committee:

M. Abadir – Abadir & Associates
J. Figueras – UPC
A. Ivanov – U. of British Columbia
M. Nicolaidis – TIMA Laboratory
P. Prinetto – Politecnico di Torino
A. Singh – Auburn University
P. Varma – Real Intent
Y. Zorian – Synopsys

Major topics include but are not limited to:

Analog/Mixed-Signal/RF Test
ATPG & Compression
Silicon Debug
Automotive Test & Safety
Built-In Self-Test (BIST)
Defect & Current Based Test
Defect/Fault Tolerance
Delay & Performance Test
Design for Testability (DFT)
Design Verification/Validation

Embedded System & Board Test
Embedded Test Methods
Emerging Technologies Test
FPGA Test
Fault Modeling and Simulation
Hardware Security
Low-Power IC Test
Microsystems/MEMS/Sensors Test
Memory Test and Repair
On-Line Test & Error Correction

Power/Thermal Issues in Test
System-on-Chip (SOC) Test
Test Standards
Test Economics
Test of Biomedical Devices
Test of High-Speed I/O
Test Quality and Reliability
Test Resource Partitioning
Transients and Soft Errors
2.5D, 3D and SiP Test

New hot topics:

*This year VTS puts particular emphasis on enlarging its scope soliciting submissions on testing, reliability and security aspects on the following hot topics: **approximate computing, neuromorphic computing and quantum computing***

KEY DATES

Oct 05, 2018 - Submission deadline
Dec 09, 2018 - Notifications
Feb 10, 2019 - Camera ready upload

Submissions

6 pages in a standard IEEE
two columns format.

Submit at:
<http://www.tttc-vts.org>

Organizing Committee:

General Chair: Chen-Huan Chiang – Intel Inc.
Vice-General Co-Chairs: L. Anghel – TIMA Laboratory
Past Chair: Y. Makris – UT Dallas Montreal
Program Co-Chairs: S. Di Carlo – P. di Torino
P. Song – IBM Research
Vice-Program Co-Chairs: M. Tahoori – Karlsruhe Inst. of Tech.
S. Ozev – Arizona State University
Innovative Practices Co-Chairs: P. Sarson – Dialog Semiconductor
J. Carulli – Globalfoundries
Special Sessions Co-Chairs: J. Dworak – Southern Methodist U.
M. Michael – University of Cyprus
I. Vatajelu (Chair) – TIMA Laboratory
Publications: G. Di Natale (Member) – LIRMM
Publicity Co-Chairs: A. Savino – Politecnico di Torino

VTS 2019 will present a Best Paper Award, a Best Special Session Award, and a Best Innovative Practices Session Award based on the evaluations of reviewers, attendees, and an invited panel of judges. We also plan to organize various Student Activities including the TTTC Best Doctoral Thesis Contest, details for which will be made available through the VTS website.

The best papers of VTS 2019 will be invited to resubmit to the IEEE Design & Test of Computers where they will undergo a regular, but expedited, review process.

TTTC Test Technology Educational Program (TTEP) tutorials on emerging test technology topics will be offered in conjunction with VTS 2019. Tutorial proposals should be submitted according to TTEP 2019 submission guidelines, which will be posted on <http://computer.org/tab/tttc/teg/ttep>.

General Chair



Chen-Huan Chiang
Intel Inc.
chen-huan.chiang@intel.com

Program Co-Chairs




Peilin Song
IBM Research
psong@us.ibm.com



Stefano Di Carlo
Politecnico di Torino
stefano.dicarlo@polito.it

Sponsored by



For information, visit
www.tttc-vts.org