

Charge Distribution SAR ADC Architecture with Split Capacitor and its Testing

Riho Aoki, Anna Kuwana, Haruo Kobayashi (Gunma University) t15304001@gunma-u.ac.jp



1. Objective


Development of high-Resolution, high-Linearity Charge Distribution SAR ADC

⊗ Restriction of linearity due to capacitor array mismatches


Approach

Improve linearity using **Split Capacitor**


2. Background




3. Proposed Circuit



4. ADC Operation



5. Results



<Split Capacitor Calculation>

① Equivalent capacitance

$$\frac{64CC_s}{64C + C_s}$$

② Equivalent capacitance

$$C$$

$$\therefore C_s = \frac{64C}{63} \cong 1.02C$$

😊 Development of high-resolution without small capacitors

6. Conclusion

< Charge Distribution SAR ADC >
Conventional: Restriction of linearity due to capacitor array mismatches

Proposed: Using **Split Capacitor**

- Capacitor array mismatches → **Small**
- Improve **linearity**

Reference

[1] Yujie Zhao, Yuto Sasaki, Yuki Ozawa, Riho Aoki, Anna Kuwana and Haruo Kobayashi "ADC Histogram Test for Specific Codes", AMDE, Kiryu (Dec.2018)