## Second-order DWA Algorithm and Circuit Design for Multi-bit $\Delta\Sigma ADC/DAC$

Hiroyuki Hagiwara<sup>1</sup>, Yuanyang Du<sup>1</sup>, Masahiro Murakami<sup>1</sup>, Hao San<sup>2</sup>, Anna Kuwana<sup>1</sup> Haruo Kobayashi<sup>1</sup>

<sup>1</sup> Division of Electronics and Informatics, Gunma University, 1-5-1 Tenjin-cho Kiryu, 376-8515, Japan

<sup>2</sup>Integrated System Laboratory, Tokyo City University, Setagaya-ku Tokyo 158-8557, Japan <u>t171d602@gunma-u.ac.jp</u>

This paper describes a performance improvement technique of multi-bit  $\Delta\Sigma$  ADCs/DACs, which are used for IoT applications such as sensor face interface. Their multi-bit configuration for low power causes overall DAC non-linearity due to characteristics mismatches among multiple unit cells<sup>1</sup>. We show here an algorithm as well as its circuit design to overcome this problem. Simulation results confirm the effectiveness of the proposed method.

Fig. 1 shows an equivalent block diagram of a  $\Delta\Sigma$ ADC, where, When an internal DAC is multi-bit, then its nonlinearity is modelled by  $\delta(t)$ , which is not noise-shaped inside the modulator.

$$Y(z) = \frac{H(z)}{1+H(z)} [X(z) - \delta(z)] + \frac{1}{1+H(z)} E(z)$$

This paper proposes a second-order DWA (Data Weighted Averaging) or DEM (Dynamic Element Matching) algorithm to reduce the effects of mismatches among DAC unit elements with 2<sup>nd</sup>-order noise-shaping. It requires a two clock operation with switched capacitor circuit, which might make the circuit operation slow, but it is easy to implement. Our Matlab simulation confirmed its effectiveness.

Matlab simulations have been conducted with a 3-bit  $2^{nd}$ -order low pass  $\Delta\Sigma ADC$ . We have compared 4 cases: (i) ideal DAC (without mismatches), (ii) with mismatches without DWA, (iii) mismatches with the  $1^{st}$ -order DWA, (iv) with mismatches with the proposed  $2^{nd}$ -order DWA.



Fig.1:  $\Delta\Sigma AD$  modulator equivalent block diagram

Fig 2: A multi-bit (9-level) DAC with the switched capacitor





Fig.4 Modulator SNR obtained by MATLAB simulation

<sup>1</sup>R. Schreier, G.C Temes, Understanding Delta-Sigma DataConverters, Wiley-IEEE press (2009).