


## Second-order DWA Algorithm and Circuit Design for Multi-bit $\Delta\Sigma$ ADC/DAC

H. Hagiwara, Yuanyang Du, M. Murakami, H. San, A. Kuwana, H. Kobayashi


*Division of Electronics and Informatics, Gunma University*

**Background:** Digital-to-Analog Converter (DAC) for IoT applications



**Problems:** Manufacturing variation among unit circuits in DAC

➡ Linearity degradation



←  $e_0, e_1, \dots, e_7$ : variations

**Our approach:** Development of digital signal processing algorithm

**Complicated yet smart, reliable, low-cost**

➡  $e_0, e_1, \dots, e_7$ : variations are compensated.