



## Research Objective & Background

### Background

### Objective

### What is DWA ?

Background  
ΔΣ ADCs/DACs  
for IoT applications

Sensor interface

#### Challenge

- Multi-bit configuration
- Small hardware **Good!**
- Non-linearity **Bad!**

DWA algorithm

- Conventional: 1st-order DWA
- Iur approach: 2nd-order DWA

#### Problems

Manufacturing variation  
among unit circuits in DAC

Linearity degradation

$$I + e_0, I + e_1, I + e_2, \dots, I + e_7, e_0, e_1, \dots, e_7: \text{variations}$$


#### Approach

Development of DSP algorithm  
**Complicated yet smart, reliable, low-cost**


Variations are compensated.

#### DWA Techniques

- Error Correction:
- No measurement of errors
- Redundancy usage
- Time averaging of errors
- Spectrum shaping of errors



#### Unit Cell Mismatches



Spectrum shaping by cell selection order



DWA algorithm will solve this problem

**DWA: Data Weighted Averaging**


## Multi-bit ΔΣADC/DAC

### Multi-bit DAC Nonlinearity

### Multi-bit ΔΣADC/DAC



A multi-bit (9-level) DAC with switched capacitor



Digital input  $m$   
Without DWA algorithm

Output voltage

$$V_{out} = -m \frac{C}{C_{out}} V_{ref} + \delta$$

DAC nonlinearity

$$\delta = -\frac{e_0 + e_1 + e_2 + \dots + e_{m-1}}{C_{out}} V_{ref}$$

$$e_0 + e_1 + e_2 + \dots + e_7 = 0$$



$$C := (C_0 + C_1 + C_2 + \dots + C_7) / 8$$

$$C_k = C + e_k \quad (k = 0, 1, 2, \dots, 7)$$

## Proposed 2nd-order DWA Algorithm

### 2nd-order Noise-Shaping of DAC Nonlinearity

### Operation of Proposed Algorithm






Input	C0	C1	C2	C3	C4	C5	C6	C7
3	+	+	+					
4			-	+	+	+	+	+
2			++					
5	+		-	+	+	+	+	+
6		++	++	+	+			
1	+		-	-	-	+	+	+
2		-	+	+	+			
3		++	+					
3		-	-	+	+	+	+	+

### Circuit Realization

### Simulation Result

### Summary

Twice unit cell output is realized with 2 clock operation.



- 2nd-order DWA is more effective
- But its circuit/operation become complicated

- A 2nd-order DWA algorithm is proposed
- Reduce mismatches with 2nd-order noise-shaping
- Requires a two clock operation with switched capacitor circuit
- Make the circuit operation slow, but easy to implement