Algorithm for Improving SNDR in $\Delta\Sigma$ DAC

Jun-ya Kojima, Nene Kushita*, Masahiro Murakami, Anna Kuwana, Haruo Kobayashi

Gunma University, 1-5-1, Tenjin-cho Kiryu, Gunma, Japan 376-8515

*t18d024@gunma-u.ac.jp

This paper presents linearity improvement algorithms for multi-bit $\Delta\Sigma$ digital-to-analog converters (DACs), utilizing digital techniques. The $\Delta\Sigma$ DACs are used for communication systems, electronic measurement, automatic test equipment as well as audio systems, for their easy implementation of high resolution [1]. However, their multi-bit configuration causes overall DAC non-linearity due to characteristics mismatches among multiple unit cells, even though they can be implemented with small hardware and power.

Therefore, we have investigated Data-Weighted Averaging (DWA) algorithms [2-5] which improve their DAC linearity. We have simulated a ternary (three values: -1, 0, +1 for unit cell) DAC [5] as well as a binary (two values: 0, +1) DAC. Then we have found from that for the low-pass (LP) signal band, DWA (type I) is effective in case of both ternary and binary DACs; for high-pass (HP), band-pass (BP) signal bands, DWA (type I) is effective in the case of the ternary, whereas DWA (type II) is effective in the case of the binary.



Fig.1. 2^{nd} -order HP or BP $\Delta\Sigma$ DAC configuration.





Fig.3. SNDR vs. OSR of HP $\Delta\Sigma$ DAC



.Fig.4. SNDR vs. OSR of BP $\Delta\Sigma$ DAC.







Table.1. Binary, Ternary DWA Overview

Signal Band	Value	Number (N) of Signal Bands	DWA type
LP	Binary	1	I
	Ternary	1	I
HP	Binary	1	Ш
	Ternary	1	I
BP	Binary	2	Ш
	Binary	4	П
	Ternary	2	
	Ternary	4	

Reference:

[1] R. Schreier, G.C Temes, Understanding Delta-Sigma Data Converters, Wiley-IEEE press (2009).

[2] Y. Geerts, M. Steyaert, W. Sansen, Design of Multi-Bit Delta-Sigma A/D Converters, Kulwer Academic Publisher (2002).

[3] M. Murakami, H. Kobayashi, et. al., "I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems", IEEE International Test Conference (Nov. 2016).

[4] A. Motozawa, H. Hagiwara, Y. Yamada, H. Kobayashi, et. al., "Multi-BP $\Delta\Sigma$ Modulation Techniques and Their Applications",

IEICE Tran, vol. J90-C, no.2, pp.143-158 (Feb. 2007).

[5] I. Jang, et. al., "A 4.2mW 10MHz BW 74.4dB SNDR Fourth-order CT DSM with Second-order Digital Noise Coupling Utilizing an 8b SAR ADC", VLSI Circuits Symp (June 2017).