This paper presents linearity improvement algorithms for multi-bit ΔΣ digital-to-analog converters (DACs), utilizing digital techniques. The ΔΣ DACs are used for communication systems, electronic measurement, automatic test equipment as well as audio systems, for their easy implementation of high resolution [1]. However, their multi-bit configuration causes overall DAC non-linearity due to characteristics mismatches among multiple unit cells, even though they can be implemented with small hardware and power.

Therefore, we have investigated Data-Weighted Averaging (DWA) algorithms [2-5] which improve their DAC linearity. We have simulated a ternary (three values: -1, 0, +1 for unit cell) DAC [5] as well as a binary (two values: 0, +1) DAC. Then we have found from that for the low-pass (LP) signal band, DWA (type I) is effective in case of both ternary and binary DACs; for high-pass (HP), band-pass (BP) signal bands, DWA (type I) is effective in the case of the ternary, whereas DWA (type II) is effective in the case of the binary.

![Fig.1. 2nd-order HP or BPAΣ DAC configuration.](image1)

(a) multi-bit DAC  (b) DWA type I  (c) DWA type II

![Fig.3. SNDR vs. OSR of HP ΔΣ DAC.](image3)

![Fig.4. SNDR vs. OSR of BP ΔΣ DAC.](image4)

![Fig.5. SNDR vs. OSR of BP ΔΣ DAC.](image5)

<table>
<thead>
<tr>
<th>Table.1. Binary, Ternary DWA Overview</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal Band</td>
<td>Value</td>
</tr>
<tr>
<td>LP</td>
<td>Binary</td>
</tr>
<tr>
<td></td>
<td>Ternary</td>
</tr>
<tr>
<td>HP</td>
<td>Binary</td>
</tr>
<tr>
<td></td>
<td>Ternary</td>
</tr>
<tr>
<td>BP</td>
<td>Binary</td>
</tr>
<tr>
<td></td>
<td>Binary</td>
</tr>
<tr>
<td></td>
<td>Ternary</td>
</tr>
<tr>
<td></td>
<td>Ternary</td>
</tr>
</tbody>
</table>

Reference: