



SNDR Improvement Algorithms in Binary and Ternary $\Delta\Sigma$ DAC



Jun-ya Kojima, Nene Kushita, Masahiro Murakami, Anna Kuwana, Haruo Kobayashi
Division of Electronics and Informatics, Gunma University

Demand for better digital-to-analog converter (DAC)



Binary

Ternary



Binary unit cell \rightarrow 1-bit


Ternary unit cell \rightarrow 1.5-bit

Conventional

High resolution

Problem

Manufacturing variations
among DAC circuit elements



Purpose of this work

DSP algorithms
to suppress the variation effects
for **binary** and **ternary** DACs