

SNDR Improvement Algorithms in Binary and Ternary $\Delta\Sigma$ DAC

Jun-ya Kojima, Nene Kushita, Masahiro Murakami, Anna Kuwana, Haruo Kobayashi


Division of Electronics and Informatics, Gunma University

t181d024@gunma-u.ac.jp



1. Objective

Demand for better digital-to-analog converter (DAC)




Problem

Manufacturing variations among DAC circuit elements



Purpose of this work

DSP algorithms to suppress the variation effects for binary and ternary DACs



2. Background

$\Delta\Sigma$ Digital to Analog Converter (Low Pass)



< Using >


Measurement & audio applications




- $\Delta\Sigma$ Digital-to-Analog Converter ($\Delta\Sigma$ DAC) \rightarrow Required
 - Mostly digital circuit
 - High-resolution, High-linearity
 - DC signal, low frequency signal generation
- Purpose
 - Improve linearity (High resolution)

3. Introduction to Ternary


8 current sources



Binary \Rightarrow + and 0 value




Ternary \Rightarrow +, - and 0 value



Reasons for Ternary Usage

- Higher resolution for given current sources
- Smaller number of current sources for given resolution

4. DWA* Algorithm (* Data-Weighted Averaging)




5. Binary, Ternary DWA Overview


Signal Band	Value	Number (N) of Signal Bands	DWA type
LP	Binary	1	I
	Ternary	1	I
HP	Binary	1	II
	Ternary	1	I
BP	Binary	2	II
	Binary	4	II
	Ternary	2	I
	Ternary	4	I

New Findings

It is high linearity when DWA type I is used.






6. Pointer



Segmented DAC with ternary unit cells

- High-pass (HP) $\Delta\Sigma$ DAC (N=1)
 - w/ DWA type I
 - w/ DWA type II
 - w/o DWA
 - Ideal
- Band-pass (BP) $\Delta\Sigma$ DAC (N=2)
 - w/ DWA type I (2 Pointer)
 - w/ DWA type II (2 Pointer)
 - w/ DWA type I (1 Pointer)
 - w/ DWA type II (1 Pointer)
 - w/o DWA
 - Ideal
- Band-pass (BP) $\Delta\Sigma$ DAC (N=4)
 - w/ DWA type I (4 Pointer)
 - w/ DWA type II (4 Pointer)
 - w/ DWA type I (1 Pointer)
 - w/ DWA type II (1 Pointer)
 - w/o DWA
 - Ideal



7. Conclusion

< $\Delta\Sigma$ DA modulator >

In case HP, BP $\Delta\Sigma$ DACs with ternary unit cells, DWA type I with pointers alternately used is effective.

Reference

[1] R. Schreier, G.C. Temes, Understanding Delta-Sigma Data Converters, Wiley-IEEE press (2009). [2] Y. Geerts, M. Steyaert, W. Sansen, Design of Multi-Bit Delta-Sigma A/D Converters, Kulwer Academic Publisher (2002). [3] M. Murakami, H. Kobayashi, et. al., "I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems", IEEE International Test Conference (Nov. 2016). [4] A. Motozawa, H. Hagiwara, Y. Yamada, H. Kobayashi, et. al., "Multi-BP $\Delta\Sigma$ Modulation Techniques and Their Applications", IEICE Tran, vol. J90-C, no.2, pp.143-158 (Feb. 2007). [5] I. Jang, et. al., "A 4.2mW 10MHz BW 74.4dB SNDR Fourth-order CT DSM with Second-order Digital Noise Coupling Utilizing an 8b SAR ADC", VLSI Circuits Symp (June 2017).