

***Proceedings of International Conference on
Technology and Social Science 2018 (ICTSS 2018)
Keynote***

**Analog / Mixed-Signal IC Design and Testing
Based on Mathematics**

Haruo Kobayashi

Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University

1-5-1 Tenjin-cho, Kiryu City, Gunma 376-8515, Japan

<koba@gunma-u.ac.jp>

Keywords: analog circuit, mixed-signal circuit, signal processing, number theory, coding theory, statistics, IC testing

This paper presents that techniques of mathematics, such as number theory, statistics, coding theory, modulation, control theory, and signal processing algorithms besides transistor-level circuit design/design-for-test are required to enhance the performance of analog/mixed-signal circuit performance as well as their low-cost and high-quality testing. Several research examples in the author's laboratory are shown as listed in the references.

References

- [1] H. Kobayashi, H. Aoki, K. Katoh, "Analog/Mixed-Signal Circuit Design in Nano CMOS Era", IEICE Electronic Express, pp. 1-12 (2014).
- [2] J. Wang, G. Adhikari, H. Kobayashi, et. al., "Analysis and Design of Operational Amplifier Stability Based on Routh-Hurwitz Method", IEEE ICSICT (Oct.2016)
- [3] Y. Kobayashi, S. Shibuya, T. Arafune, S. Sasaki, H. Kobayashi, "SAR ADC Design Using Golden Ratio Weight Algorithm", ISCIT, Nara, Japan (Oct. 2015).
- [4] T. Arafune, Y. Kobayashi, S. Shibuya, H. Kobayashi , "Fibonacci Sequence Weighted SAR ADC Algorithm and its DAC Topology," IEEE ASICON (Nov. 2015).
- [5] T. Yagi, K. Usui, T. Matsuura, S. Uemori, Y. Tan, S. Ito, H. Kobayashi, "Background Calibration Algorithm for Pipelined ADC with Open-Loop Residue Amplifier using Split ADC Structure," IEEE APCCAS, Kuala Lumpur (Dec. 2010).
- [6] Haijun Lin, "Split-Based 200Msps and 12 bit ADC Design", IEEE ASICON, Chengdu, China (Nov. 2015).
- [7] R. Yi, M. Wu, K. Asami, H. Kobayashi, et. al., "Digital Compensation for Timing Mismatches in Interleaved ADCs", IEEE Asian Test Symp. Yilan, Taiwan (Nov. 2013).
- [8] K. Asami, H. Miyajima, T. Kurosawa, T. Tateiwa, H. Kobayashi, "Timing Skew Compensation Technique using Digital Filter with Novel Linear Phase Condition," IEEE International Test Conference, Austin, TX (Nov. 2010).
- [9] M. Higashino, S. Mohyar, H. Kobasashi, "DAC Linearity Improvement Algorithm With Unit Cell Sorting Based on Magic Square", IEEE VLSI-DAT, Hsinchu (April 2016).
- [10] C. Li, K. Katoh, H. Kobayashi, et. al., "Time-to-Digital Converter Architecture with Residue Arithmetic and its FPGA Implementation," ISOCC, Jeju, Korea (Nov. 2014).
- [11] C. Li, H. Kobayashi, "A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation", IEEE Int'l Symp. Radio-Frequency Integration Tech. Sendai, Japan (Aug. 2015).
- [12] S. Ito, S. Nishimura, H. Kobayashi, et. al., "Stochastic TDC Architecture with Self-Calibration," IEEE Asia Pacific Conf. Circuits and Systems, Kuala Lumpur (Dec. 2010).

***Proceedings of International Conference on
Technology and Social Science 2018 (ICTSS 2018)
Keynote***

- [13] T. Chujo, D. Hirabayashi, K. Kentaroh, C. Li, Y. Kobayashi, J. Wang, K. Sato, H. Kobayashi, "Experimental Verification of Timing Measurement Circuit With Self-Calibration", IEEE IMS3TW, Brazil (Sept. 2014).
- [14] C. Li, J. Wang, H. Kobayashi, R. Shiota, "Timing Measurement BOST Architecture with Full Digital Circuit and Self-Calibration Using Characteristics Variation Positively for Fine Time Resolution", IEEE IMSTW, Catalunya, Spain (July 2016).
- [15] T. Chujo, D. Hirabayashi, T. Arafune, S. Shibuya, S. Sasaki, H. Kobayashi, et. al., "Timing Measurement BOST With Multi-bit Delta-Sigma TDC", IEEE IMSTW, Paris, France (June 2015).
- [16] Y. Niki, S. Sasaki, N. Yamaguchi, J. Kang, T. Kitahara, H. Kobayashi, "Flat Passband Gain Design Algorithm for 2nd-order RC Polyphase Filter," IEEE ASICON (Nov. 2015).
- [17] M. Murakami, H. Kobayashi, et. al., "I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems", IEEE International Test Conference, Fort Worth, TX (Nov. 2016)
- [18] Jun-ya Kojima, Yukiko Arai, Haruo Kobayashi, "Limit Cycle Suppression Technique Using Digital Dither in Delta Sigma DA Modulator", IEEE 13th International Conference on Solid-State and Integrated Circuit Technology, Hangzhou, China (Oct 2016)
- [19] Congbing Li, Junshan Wang, Haruo Kobayashi, Ryoji Shiota, "Timing Measurement BOST Architecture with Full Digital Circuit and Self-Calibration Using Characteristics Variation Positively for Fine Time Resolution", 21th IEEE International Mixed-Signal Testing Workshop, Catalunya, Spain (July, 2016).
- [20] Richen Jiang, Congbing Li, Mingcong Yang, Haruo Kobayashi, Yuki Ozawa, Nobukazu Tsukiji, Mayu Hirano, Ryoji Shiota, Kazumi Hatayama, "Successive Approximation Time-to-Digital Converter with Vernier-level Resolution", 21th IEEE International Mixed-Signal Testing Workshop, Catalunya, Spain (July 2016).
- [21] Keita Kurihara, Kensuke Kobayashi, Masafumi Uemori, Miho Arai, Haruo Kobayashi, "Fundamental Design Consideration of Sampling Circuit", IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan (April, 2016).
- [22] Yuki Ozawa, Takashi Ida, Richen Jiang, Shotaro Sakurai, Seiya Takigami, Nobukazu Tsukiji, Ryoji Shiota, Haruo Kobayashi, "SAR TDC Architecture with Self-Calibration Employing Trigger Circuit," The 26th IEEE Asian Test Symposium, Taipei, Taiwan (Nov. 2017).
- [23] Dan Yao, Yifei Sun, Masashi Higashino, Shaiful Nizam Mohyar, Tomonori Yanagida, Takuya Arafune, Nobukazu Tsukiji, Haruo Kobayashi, "DAC Linearity Improvement With Layout Technique Using Magic and Latin Squares," IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), Xiamen, China (Nov. 2017)
- [24] Masayuki Kawabata, Koji Asami, Shohei Shibuya, Tomonori Yanagida, Haruo Kobayashi, "Low-Distortion Signal Generation for Analog/Mixed-Signal Circuit Testing Using Digital ATE", The First International Test Conference in Asia (ITC-Asia), Taipei, Taiwan (Sept. 2017).
- [25] Fumitaka Abe, Yutaro Kobayashi, Kenji Sawada, Keisuke Kato, Osamu Kobayashi, Haruo Kobayashi, "Low-Distortion Signal Generation for ADC Testing," IEEE International Test Conference, Seattle, WA (Oct. 2014).
- [26] Haruo Kobayashi, Haijun Lin, "Analog / Mixed-Signal Circuit Design Based on Mathematics", IEEE 13th International Conference on Solid-State and Integrated Circuit Technology, Hangzhou, China (Oct. 2016)
- [27] Richen Jiang, Gopal Adhikari, Yifei Sun, Dan Yao, Rino Takahashi, Yuki Ozawa, Nobukazu Tsukiji, Haruo Kobayashi, Ryoji Shiota, "Gray-code Input DAC Architecture for Clean Signal Generation", IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), Xiamen, China (Nov. 2017)

***Proceedings of International Conference on
Technology and Social Science 2018 (ICTSS 2018)
Keynote***

- [28] Gopal Adhikari, Richen Jiang, Haruo Kobayashi, "Study of Gray Code Input DAC Using MOSFETs for Glitch Reduction", IEEE 13th International Conference on Solid-State and Integrated Circuit Technology, Hangzhou, China (Oct 26, 2016)