



C3-1 10:15-10:45
Oct. 31, 2019 (Thu)

Invited

Fine Time Resolution TDC Architectures -Integral and Delta-Sigma Types


Haruo Kobayashi, Kosuke Machida, Yuto Sasaki, Yusuke Osawa
Pengfei Zhang, Lei Sha, Yuki Ozawa, Anna Kuwana

Gunma University



- Research Background
- Integral-type TDC
 - Time Hold Circuit
 - Equivalent-Time Sampling
 - Integral TDC
 - Vernier Frequency TDC
- Delta-Sigma TDC
 - for Phase Noise Measurement
- Conclusion


- Research Background
- Integral-type TDC
 - Time Hold Circuit
 - Equivalent-Time Sampling
 - Integral TDC
 - Vernier Frequency TDC
- Delta-Sigma TDC
 - for Phase Noise Measurement
- Conclusion



- Time-to-digital converter (TDC) measures **timing difference t_0** between t_1 , t_2 as a **digital value D_{out}**

TDC Application Examples

5/77



Inter-vehicular distance measurement




Satellite distance measurement

Target TDC Architectures

6/77

TDC architectures have been inspired by ADC architectures

Flash TDC  Flash ADC

SAR TDC  SAR ADC

Integral-type TDC  Integral-type ADC

$\Delta\Sigma$ TDC  $\Delta\Sigma$ ADC





Slow but very fine time resolution

- Research Background
- Integral-type TDC
 - **Time Hold Circuit**
 - Equivalent-Time Sampling
 - Integral TDC

Myth : Time cannot be held.

Truth: It can be held.

Y. Ozawa, T. Ida, S. Sakurai, R. Jiang, R. Takahashi, H. Kobayashi, R. Shiota
"SAR TDC Architecture for One-shot Timing Measurement,"
IEEE International Symposium on Intelligent Signal Processing and
Communication Systems, Xiamen, China (Nov. 2017)






- Output starts to oscillate at rising timing edge of input

[1] M. Nelson (Tektronics)


"A New Technique for Low-Jitter Measurements Using Equivalent-Time Sampling Oscilloscope"

Automatic RF Techniques Group 56th Measurement (Dec. 2000)

Track/Hold Circuit



Trigger Circuit Waveforms



T/H circuit


• **track mode**

$$\begin{aligned}
 V_{out} &= \cos(\omega t) \cos(\omega t) + \sin(\omega t) \sin(\omega t) \\
 &= \cos^2(\omega t) + \sin^2(\omega t) \\
 &= \underline{1}
 \end{aligned}$$





• **hold mode**

$$\begin{aligned}
 V_{out} &= \cos(\omega t) \cos(\omega t_0) + \sin(\omega t) \sin(\omega t_0) \\
 &= \underline{\cos(\omega(t-t_0))}
 \end{aligned}$$

⊗ **trigger time: t_0**



Time difference can be held !



- Research Background
- Integral-type TDC
 - Time Hold Circuit
 - **Equivalent-Time Sampling**
 - Integral TDC
 - Vernier Frequency TDC


Y. Sasaki, Y. Zhao, A. Kuwana, H. Kobayashi,
"Highly Efficient Waveform Acquisition Condition
in Equivalent-Time Sampling System"

27th IEEE Asian Test Symposium, Hefei, Anhui, China (Oct. 2018)


In a sampling oscilloscope, a repetitive high-frequency waveform can be sampled with low-frequency sampling clock and reconstructed.

3 time-bases


- ① **Coherent** Sampling
for **periodic** waveform
- ② **Sequential** Sampling
for **repetitive** waveform, **w/o** pre-trigger function
- ③ **Random** Sampling
for **repetitive** waveform, **w/** pre-trigger function




Finer time resolution than sampling clock period




Random Sampling





Toothless waveform appears









$$T_{CLK} = ? \times T_{sig}$$

Waveform Missing Conditions

$$f_{CLK} \gg f_{sin} \quad f_{CLK} \approx \frac{1}{\alpha} f_{sin} \left(\alpha = 1, \frac{1}{2}, \frac{1}{3}, \frac{2}{3}, \dots, \frac{1}{6}, \dots \right)$$



$$f_{CLK} \approx f_{sin}$$



Sampling points move little \rightarrow Requires long time

$$f_{CLK} = \varphi \times f_{sig}$$

φ : Golden ratio (= 1.6180339887...)




Sampling points disperse uniformly through measurement

- Research Background
- Integral-type TDC
 - Time Hold Circuit
 - Equivalent-Time Sampling
 - **Integral TDC** Random Sampling

Y. Sasaki, H. Kobayashi,
“Integral-type Time-to-Digital Converter,”
IEEE 14th International Conference on Solid-State and Integrated Circuit Technology,
Qingdao, China (Nov. 2018)


Proposed Integral TDC Principle (1/3)^{22/77}




Sampling a square wave with **input time difference τ** / **reference period T** duty cycle



$$\lim_{L \rightarrow \infty} \frac{K}{L} = \frac{\tau}{T}$$




Square wave duty cycle depends on input time difference τ




Acquiring more data improves time resolution

Proposed Integral TDC Configuration



$\omega = 2\pi/T$




Optimal Condition
 $T = \varphi \times T_{clk}$

φ : golden ratio
 1.61...


Count I


Count II

Proposed Integral TDC Operation (1/3)





STEP1: Holding the input time difference τ as phase difference








STEP2: Making the square wave with τ / T duty cycle





STEP3: Counting the ratio of the sampling points





Acquiring more data improves time resolution

● Research Background

● Integral-type TDC

- Time Hold Circuit
- Equivalent-Time Sampling
- Integral TDC

Sequential Sampling


- Vernier Frequency TDC

Z. Pengfei, K. Machida, Y. Sasaki, Y. Ozawa, A. Kuwana, H. Kobayashi
"High Resolution Time-to-Digital Converter Using Integral Architecture
and Vernier Oscillators"
5th Taiwan and Japan Conference on Circuits and Systems,
Nikko, Japan (Aug. 2019)


K. Machida, Y. Ozawa, Y. Abe, H. Kobayashi,
"Time-to-Digital Converter Architectures Using Two Oscillators
With Different Frequencies",
27th IEEE Asian Test Symposium, Hefei, Anhui, China (Oct. 2018)

Vernier Frequency TDC


What about using different frequencies ?



Start oscillation f_1 at START edge
 f_2 at STOP edge



Vernier Frequency TDC Operation




$$t_0 = f(f_1, f_2, \text{number of } \bullet, \bullet \dots, \text{number of } \bullet, \bullet \dots)$$

$$f_1 \doteq f_2$$

Time
resolution

$$t' = \left| \frac{1}{f_2} - \frac{1}{f_1} \right|$$

Usage of Different but Close Frequencies^{33/77}



Equivalent
Sampling


Different Frequencies

$$t' = \left| \frac{1}{f_2} - \frac{1}{f_1} \right| \quad \begin{array}{l} f_1 = 1[\text{MHz}] \\ f_2 = 0.9999[\text{MHz}] \end{array}$$
$$t' \cong 1 \times 10^{-10} [\text{s}]$$

$$f_1 \doteq f_2$$

Different frequencies → **Fine time resolution** ↔ **Long measurement time**
Trade off

Design Tradeoff



Fine time resolution $t' = \left| \frac{1}{f_2} - \frac{1}{f_1} \right|$


$T_{in} = 1/f_1, 1/f_2$

$T_{meas} = T_{in} \times T_{in} / t'$

Wide input time range


Long Measurement time

Proposed TDC Architecture





f_1 : known


f_2 : known




Logic Circuit for Time Measurement




D1 Sampling by D2




input



clock



output






$$n_{all}(= n_1 + n_2 \dots)$$

$$\overline{n}_{all}(= \overline{n}_1 + \overline{n}_2 \dots)$$



$$n_{beat} = n_2 + \overline{n}_2 = n_3 + \overline{n}_3 = \dots = \frac{f_2}{|f_2 - f_1|}$$

Counter & Update





Digital value

Vernier Frequency TDC Simulation Result



Low Linearity



High Linearity

- Time difference can be held with 2 trigger circuits
- Equivalent-time sampling
 - Random sampling
 - ➔ Integral TDC
 - Coherent sampling
 - ➔ Optimal sampling condition
 - Sequential sampling
 - ➔ Vernier frequency TDC
- Oscillators can be shared among multi-channel TDCs

- Research Background
- Integral-type TDC
 - Time Hold Circuit
 - Equivalent-Time Sampling


Y. Osawa, D. Hirabayashi, N. Harigai , H. Kobayashi, K. Niitsu, O. Kobayashi
"Phase Noise Measurement Techniques Using Delta-Sigma TDC",
IEEE International Mixed-Signals, Sensors and Systems Test Workshop
Porto Alegre, Brazil (Sept. 2014).

- Delta-Sigma TDC
for Phase Noise Measurement
- Conclusion


- Research Background & Objective
- Delta-Sigma TDC
- Phase Noise Measurement using $\Delta\Sigma$ TDC
with Reference Clock
- Phase Noise Measurement using $\Delta\Sigma$ TDC
without Reference Clock
 - Self-Referenced Clock Technique
- Conclusion

- Research Background & Objective
- Delta-Sigma TDC
- Phase Noise Measurement using $\Delta\Sigma$ TDC with Reference Clock
- Phase Noise Measurement using $\Delta\Sigma$ TDC without Reference Clock
 - Self-Referenced Clock Technique
- Conclusion

Phase noise of clock can cause malfunctions of electronic systems



Oscillator phase noise



Electronic system performance degradation

- RF circuit & system
- ADC

Test & measurement for phase noise, jitter is important

Conventional Phase Noise Measurement



- **Expensive** : Spectrum Analyzer
- **Long testing time** : ~10 seconds

Mass production



Test cost → **high**



Low cost, high quality phase noise measurement


- w/o Spectrum Analyzer



- w/ BIST or BOST Simple circuit

Clock
Under Test


CLKref



※ { BIST : Built-In Self-Test
BOST : Built-Out Self-Test

- Research Background & Objective
- Delta-Sigma TDC
- Phase Noise Measurement using $\Delta\Sigma$ TDC with Reference Clock
- Phase Noise Measurement using $\Delta\Sigma$ TDC without Reference Clock
 - Self-Referenced Clock Technique
- Conclusion

Phase noise : **Frequency characteristics**



Time domain

Freq. domain

CUT
with
phase noise



Phase noise
measurement



Power
spectrum

CUT : Clock Under Test

Time domain

Freq. domain

CUT
with
phase noise



Phase noise
measurement



Power
spectrum



Delta-Sigma TDC



Time resolution improved
by longer measurement time

TDC : Time-to-Digital Converter

Ex: $\tau = 1\text{ns}$, $N_{\text{DATA}} = 64\text{K}$
→ $T_{\text{resolution}} = 0.03\text{ps}$

$$T_{\text{resolution}} \propto \frac{2\tau}{\text{time}}$$

Principle of $\Delta\Sigma$ TDC



Dout # of 1's is proportional to ΔT


ΔT

of 1's

Dout


short

few




long

many




$\Delta\Sigma$ TDC Configuration




- Research Background & Objective
- Delta-Sigma TDC
- Phase Noise Measurement using $\Delta\Sigma$ TDC
with Reference Clock
- Phase Noise Measurement using $\Delta\Sigma$ TDC
without Reference Clock
 - Self-Referenced Clock Technique
- Conclusion

Principle of Phase Noise Measurement 53/77


CLK1 **without** phase noise




FFT




CLK1 **with** phase noise



FFT





$$CUT(t) \approx \sin(2\pi f_{in}t + \phi(t))$$

$\tau(m)$: m -th zero-crossing point variation function (noise component)



$$\therefore \phi(mT) = -2\pi f_{in} \tau(m) : \text{phase noise (time domain)}$$


In case of sinusoidal phase fluctuation

$$\tau(m) = T \cdot \alpha_j \cdot \sin(\omega_j mT) \quad 0 \leq \alpha_j \leq 1$$

$$\phi(mT) = -2\pi \alpha_1 \cdot \sin(\omega_1 mT) : \text{phase noise (time domain)}$$

$$\Phi(\omega_1) = \frac{1}{2} (2\pi \alpha_1)^2 \quad : \text{phase noise (freq. domain)}$$







- **CLK:**
Input freq. = 1 MHz ($T = 1 \mu\text{s}$)

Phase variation (sinusoidal)

- Phase noise frequency :
 $f_j \rightarrow$ varied
- Jitter variation :
 $-0.1 \mu\text{s} \leq \tau_0 \leq 0.1 \mu\text{s} (= \frac{T}{10})$



- **Number of data:**
4096



- **CLK:**

Input freq. = 1 MHz ($T = 1 \mu\text{s}$)

Phase variation (sinusoidal)

- Phase noise frequency :

$$f_i = \text{varied}$$

- Jitter variation :

$$-0.1 \mu\text{s} \leq \tau_0 \leq 0.1 \mu\text{s} \left(= \frac{T}{10} \right)$$

- **Number of data:**

4096

- Single sine wave

① $f_1 = 10 \text{ kHz}$

② $f_1 = 50 \text{ kHz}$


- Multiple sine waves

③ $f_1 = 10 \text{ kHz}$


$f_2 = 50 \text{ kHz}$

Simulation Results ①

W/O Phase Noise




W/ Phase Noise: 10kHz




Simulation Results ②

W/ Phase noise : 50kHz



Phase noise: 10kHz & 50kHz




Theoretical value


Power = -13.1[dB]

- Research Background & Objective
- Delta-Sigma TDC
- Phase Noise Measurement using $\Delta\Sigma$ TDC with Reference Clock
- Phase Noise Measurement using $\Delta\Sigma$ TDC
without Reference Clock
 - Self-Referenced Clock Technique
- Conclusion


Problem of Proposed Method I



Difficult to implement



- No need for jitterless reference clock
- βT -delay: β is not required to be an integer.




Method I

Method II

Timing jitter measurement \Rightarrow Period jitter measurement

$$J_{PER}(n) = [\Delta t(n) - \Delta t(n - 1)] - T_0$$

$$\therefore J_{PER}(n) = J(n) - J(n - 1)$$



$\phi(mT) = -2\pi f_{in} \tau(m)$: phase noise (time domain)

① $\tau(m) = T \cdot \alpha_j \cdot \sin(\omega_j m T)$

In case of
sinusoidal phase variation

$0 \leq \alpha_j \leq 1$

Measurement of each period

$$\begin{aligned} & \tau(m+1) - \tau(m) + (\beta - 1)T \\ &= T \cdot \alpha_1 [\sin(\omega_1 (m+1)T) - \sin(\omega_1 \cdot mT)] + (\beta - 1)T \\ &= 2T \cdot \alpha_1 \sin(\omega_1 T/2) \cos(\omega_1 (m + 1/2)T) + (\beta - 1)T \end{aligned}$$

$$\textcircled{1} \quad \tau(m) = T \cdot \alpha_j \cdot \sin(\omega_j m T)$$

In case of
sinusoidal phase variation

$$0 \leq \alpha_j \leq 1$$

phase noise (time domain)

$$\therefore \phi'(mT) = 2T \cdot \alpha_1 \sin(\omega_1 T/2) \cos(\omega_1 (m + 1/2)T)$$

phase noise (frequency domain)


$$\begin{aligned} \therefore \Phi'(\omega_1) &= \frac{1}{2} (2\pi\alpha_1)^2 [2 \sin 2(\omega_1 T/2)]^2 \\ &\cong \frac{1}{2} (2\pi\alpha_1)^2 \omega_1^2 T^2 \quad (\because \omega_1 T/2 \ll 1) \end{aligned}$$

ω_1 : phase noise freq. [low freq.]

T : input CLK period (=1/f)

phase noise power at ω_1

$$\Phi(\omega_1) = \frac{1}{2} (2\pi\alpha_1)^2$$



- **CLK:**
Input freq. = 1 MHz ($T = 1 \mu\text{s}$)

Phase variation (sinusoidal)

- Phase noise frequency :
 $f_i = \text{varied}$ ←
- Jitter variation :
 $-0.1 \mu\text{s} \leq \tau_0 \leq 0.1 \mu\text{s} (= \frac{T}{10})$

- **Number of data:**
4096

- Single sinusoidal


- ① $f_1 = 1 \text{ kHz}$
- ② $f_1 = 10 \text{ kHz}$
- ③ $f_1 = 100 \text{ kHz}$

- Multiple sinusoidal


- ④ $f_1 = 10 \text{ kHz}$
 $f_2 = 50 \text{ kHz}$

Simulation Results ① & ②

Phase noise : 1kHz




Phase noise : 10kHz





Simulation Results ③ & ④

Phase noise: 100kHz




Phase noise: 10kHz & 50kHz





Theoretical expression $\Phi'(\omega_1) = \frac{1}{2} (2\pi\alpha_1)^2 \omega_1^2 T^2$



- **CLK:**
Input freq. = 1 MHz ($T = 1 \mu\text{s}$)

Phase variation (sinusoidal)

- Phase noise frequency :
 $f_i = 10\text{kHz}$
- Jitter variation :
 $-0.1 \mu\text{s} \leq \tau_0 \leq 0.1 \mu\text{s} (= \frac{T}{10})$


- **Number of data:**
4096

- **β value deviation**
by $\pm 5\%$ from 1.0


- **$\beta = 0.95$**
- **$\beta = 1.05$**

Simulation Results (delay β variation)

$\beta = 0.95$ (error -5%)




$\beta = 1.05$ (error +5%)





Simulation Results (delay β variation)

$\beta = 0.95$ (error -5%)



$\beta = 1.05$ (error +5%)




- Research Background & Objective
- Delta-Sigma TDC
- Phase Noise Measurement using $\Delta\Sigma$ TDC with Reference Clock
- Phase Noise Measurement using $\Delta\Sigma$ TDC without Reference Clock
 - Self-Referenced Clock Technique
- Conclusions

■ Proposal of two phase measurement techniques with $\Delta\Sigma$ TDC

- Low cost testing without requiring spectrum analyzer
- On-chip high-precision phase noise measurement
- Fine time resolution measurement possible with $\Delta\Sigma$ TDC
- Phase noise power spectrum obtained by FFT of TDC digital output

1MHz carrier (clock), 64K TDC output data



Phase noise power spectrum of 0 to 0.5MHz away from 1MHz with 15.2Hz resolution.

■ MATLAB simulation verification

- Verified by superimposing several sinusoidal phase variation components
- Compared theoretical analysis and simulation results
- Self-referenced clock method with several β delay coefficient values

- Research Background
- Integral-type TDC
 - Time Hold Circuit
 - Equivalent-Time Sampling
 - Integral TDC
 - Vernier Frequency TDC
- Delta-Sigma TDC
 - for Phase Noise Measurement
- Conclusion

Time continues indefinitely



Dynamic range of time domain signal processing
can be very wide.

Time is GOLD !!

一刻千金



Kobayashi
Laboratory



TDC is the key.

