

# 積分型バーニア発振器を用いた高分解能時間デジタルコンバータ

張鵬飛\*.町田恒介.佐々木優斗.小澤祐喜.桑名杏奈.小林春夫(群馬大学)


Email:t181d603@gunma-u.ac.jp



## 1. Research Objective

Research for time-to-digital converter architectures with Vernier oscillators

- Time Measurement between Start and Stop rising edges → digital output  $D_{out}$




- Inspired by integration-type ADC
- Two oscillators with different frequencies

Fine time resolution  $T_1 - T_2$


$$T_1 = 1/f_1, T_2 = 1/f_2$$

- Simple circuit
- Good linearity without calibration

## 2.TDC & Vernier Application Examples



Tram arrival time



Taking the scale of the minor scale

$$L' = \frac{n-1}{n} L \quad \dots (1)$$


As shown in the figure

$$(s+m) - s)L = x + mL' \quad \dots (2)$$


$$mL = x + m\frac{n-1}{n} L$$

$$x = \frac{L}{n} m \quad \dots (3)$$


## 3. Proposed Circuit




## 5. Simulation Results



## 4. Trigger Circuit & Simulation Results



Enter three sine waves



Output starts to oscillate at the rising time edge of trigger input

## 6. Conclusion

- New time-to-digital converter architecture
- Accurate fine time resolution of  $1/f_1 - 1/f_2$
- Good overall linearity without calibration
- Long measurement time
- Operation is confirmed with simulation



ありがとうございます。

Thank you