

# General Configuration of Non-Binary DAC Using Resistor Ladder Network

Manato Hirai, S. Yamamoto, H. Arai, A. Kuwana, Y. Gendai, H. Kobayashi, H. Tanimoto  
Gunma University, Kitami Institute of technology, Japan

## 1. Objective

- Resistor ladder network is used
  - Configurations of DACs
  - Internal circuit of ADCs
  - Analog spatial filters


Developing a theory about  
DACs with resistor ladder

## 2. Background




- DAC configurations with resistor ladders

### R-2R DAC




### Fibonacci DAC as internal circuit of SAR ADCs



Developing unified design theory from  
these similar configurations of DACs

## 3. Circuit Analysis

$$\begin{aligned} \text{Definition of combined resistances } A_n \\ A_1 = R + R_T \\ A_n = R + \frac{1}{1/r + 1/A_{n-1}} \end{aligned}$$



$$V_{OUT}(I_1, I_2, \dots, I_N, R, r, R_T) = R_T$$


$$\begin{aligned} & \cdot \left( I_N \cdot \frac{A_{N-1}}{A_{N-1} + R_T} + I_{N-1} \cdot \frac{r||A_{N-2}}{r||A_{N-2} + A_1} + \frac{r}{A_1 + r} \right) \\ & \cdot \left( I_{N-2} \cdot \frac{r||A_{N-3}}{r||A_{N-3} + A_2} + \frac{r}{A_2 + r} \right) \\ & \cdot \left( \dots \cdot \left( I_2 \cdot \frac{r||A_1}{r||A_1 + A_{N-2}} + \frac{r}{A_{N-2} + r} \cdot \left( I_1 \cdot \frac{R_T}{A_{N-1} + R_T} \right) \right) \dots \right) \end{aligned}$$

Current division ratio at each node / Output voltage determined by  $A_n$  and  $r$

## 4. Proposal of N-ary DAC

### Parameters

- Provided currents  $I_1, \dots, I_K$
- Normalized resistance value  $R_0$
- Current division ratio  $N - 1 : 1$
- Number of ladder's stages  $K$




- Resistance ratio  $R:r:R_T = (N-1)^2:N:N-1$
- Output voltage  $V_{OUT}(I_1, \dots, I_K, R_0, N, K)$
- $= R_0 \frac{N(N-1)}{N+1} \sum_{k=1}^K \left( \frac{I_k}{N^{K-k}} \right)$
- Output Voltage steps :  $N^K$

$$\begin{aligned} \text{Maximum output voltage} \\ \rightarrow I_k = (N-1)I \text{ for all } k \\ V_{MAX}(I, R_0, N, K) \\ = R_0 I \frac{N(N-1)^2}{N+1} \left( 1 - \frac{1}{N^K} \right) \\ \text{Minimum voltage step} \\ \rightarrow I_1 = I, \text{ for others } I_k = 0 \\ V_{min}(I, R_0, N, K) = R_0 I \frac{N-1}{(N+1)N^{K-2}} \end{aligned}$$

## 5. Examples of N-ary DAC

### Ternary DAC $N = 3$ $R:r:R_T = 4R_0:3R_0:2R_0$




### Output voltage

$$V_{OUT}(I_1, I_2, I_3, R_0) = R_0 \cdot \frac{3}{2} \left( I_4 + \frac{1}{3^1} I_3 + \frac{1}{3^2} I_2 + \frac{1}{3^3} I_1 \right)$$


### Simulation conditions

- simulating ramp wave code input by switching current sources
- $R_0 = 100 \Omega, I = 13.77 \text{ mA}$
- Design value :  $V_{MAX} = 6.12 \text{ V}, V_{min} = 76.5 \text{ mV}$



### Quaternary DAC $N = 4$

$$R:r:R_T = 9R_0:4R_0:3R_0$$




### Output voltage

$$V_{OUT}(I_1, I_2, I_3, I_4, R_0) = R_0 \cdot \frac{12}{5} \left( I_4 + \frac{1}{4^1} I_3 + \frac{1}{4^2} I_2 + \frac{1}{4^3} I_1 \right)$$

### Simulation conditions

- simulating ramp wave code input by switching current sources
- $R_0 = 100 \Omega, I = 6.40 \text{ mA}$
- Design value :  $V_{MAX} = 6.12 \text{ V}, V_{min} = 24.0 \text{ mV}$



## 6. Conclusion

### Delivered the output voltage of $R:r:R_T$ ladder circuit

### Proposed N-ary DAC configurations

- Ternary DAC
- Quaternary DAC

### <Future work>

- Usages of N-ary DACs
  - Middle bits of segmented DACs
  - For an internal circuit of pipelined ADCs / SAR ADCs

## Reference

- [1] F. Maloberti, Data Converters, Springer (2007).
- [2] C. Mead, Analog VLSI and Neural Systems, Addison-Wesley (1989).
- [3] H. Kobayashi, J. L. White and A. A. Abidi, "An Active Resistor Network for Gaussian Filtering of Images", IEEE Journal of Solid-State Circuits, vol.26, no.5, pp.738-748 (May 1991).
- [4] H. Kobayashi, T. Matsumoto, and J. Sanekata, "Two-Dimensional Spatio-Temporal Dynamics of Analog Image Processing Neural Networks", IEEE Trans. on Neural Networks, vol.6, no.5, pp.1148-1164 (1995).
- [5] Y. Kobayashi, S. Shibuya, T. Arafune, S. Sasaki, H. Kobayashi, "SAR ADC Design Using Golden Ratio Weight Algorithm", 15th International Symposium on Communications and Information Technologies, Nara, Japan (Oct. 2015).