

多角数を用いた DA 変換器アーキテクチャの設計

白 雪妍* 杜 遠洋

チャン ミンチー 桑名 杏奈 小林 春夫 (群馬大学)

Digital-to-Analog Converter Architectures Based on Polygonal Numbers

Xueyan Bai*, Yuanyang Du, Minh Tri Tran, Anna Kuwana, Haruo Kobayashi (Gunma University)

Abstract - This paper describes new configurations of digital-to-analog converters (DACs) based on number theory, and shows their architecture design in 6-bit case. They consist of N current sources, N-angle number weighted resistor networks, switch arrays and decoders (N= 3, 4, 5,..). Their principles, configurations and operations as well as simulation results are presented.

キーワード：デジタルアナログ変換器, 多角数, 整数論
(Digital-to-Analog Converter, Polygonal Number, Integer Theory)

1. INTRODUCTION

The DAC is widely used in communication equipment, electronic measuring instrument, audio systems and so on [1-6]. It consists of digital circuit and analog circuit as its name. On the other hand, there are many interesting characteristics in integers [7], but conventional DAC architectures have not been fully exploited them. This paper investigates the possibility of several new structures of the DAC based on integer characteristics.

2. POLYGONAL NUMBER

In mathematics, a polygonal number is a number represented as dots or pebbles arranged in the shape of a regular polygon. Polygonal numbers can be divided into triangular numbers, square numbers, pentagonal numbers, hexagonal numbers, heptagonal numbers, octagonal numbers, and so on.

This paper investigates the possibility of several new structures of the DAC based on triangular numbers, square numbers, hexagonal numbers and octagonal numbers.

A triangular number counts objects arranged in an equilateral triangle. The n-th triangular

number is the number of dots in the triangular arrangement with n dots on a side, and is equal to the sum of the n natural numbers from 1 to n. The sequence of triangular numbers, starting at the 0-th triangular number, is 1, 3, 6, 10, 15, 21, 28, 36, 45, 55, 66, 78, 91, 105, 120, 136, 153, 171, 190, 210, 231, 253, 276...

A square number or perfect square is an integer that is the square of an integer; in other words, it is the product of some integer with itself. So we obtain the square numbers as follows:

0, 1, 4, 9, 16, 25, 36, 49, 64, 81, 100, 121, 144, 169, 196, 225, 256...

A hexagonal number is a figurate number. The n-th hexagonal number h_n is the number of distinct dots in a pattern of dots consisting of the outlines of regular hexagons with sides up to n dots, when the hexagons are overlaid so that they share one vertex. So we obtain the hexagonal numbers as follows:

1, 6, 15, 28, 45, 66, 91, 120, 153, 190, 231, 276...

An octagonal number is a figurate number that represents an octagon. The octagonal number for n is given by the formula $3n^2 - 2n$, with $n > 0$. The first few octagonal numbers are:

1, 8, 21, 40, 65, 96, 133, 176, 225, 280...



3. Digital-to-Analog Converter

A digital-to-analog converter (DAC) is an electronic circuit that converts a digital signal into an analog signal. An analog-to-digital converter (ADC) performs its reverse function. The DAC converts an abstract finite-precision number into a physical electronic quantity (e.g., a voltage or a current). In particular, DACs are often used to convert finite-precision time series data to a continually varying electronic signal.

〈 3 · 1 〉 Proposed DAC using Triangular Numbers

We propose a DAC based on the triangular number theorem. It consists of 3 current sources, a triangular number weighted resistor network, a switch array and a decoder.

Fig. 1 explains the operation of the proposed triangular weighted resistor network. It generates a triangular number weighted voltage at V_{out} when a current is injected to one node. According to the superposition principle and the trigonometric principle, any integer weighted voltage proportional to the digital input can be outputted as V_{out} .



(d) $V_{out} = (28/121) RI$.

Fig. 1. Operation of the triangular number weighted resistor network, which generate a triangular number weighted voltage.

Fig. 2 explains the operation of the proposed DAC using the triangular numbers.


(i) Fig. 2 (a) shows the case that the digital input is 11, and there the analog output voltage is given by $V_{out11} = V_{out1} + V_{out10} = I \cdot R / 121 + 10I \cdot R / 121 = 11I \cdot R / 121$.

(ii) Fig. 2 (b) shows the case that the digital input is 16, and there the analog output voltage is $V_{out16} = V_{out1} + V_{out15} = I \cdot R / 121 + 15I \cdot R / 121 = 16I \cdot R / 121$.

(iii) Fig. 2 (c) shows the case that the digital input is 26, and the analog output voltage is $V_{out26} = V_{out1} + V_{out10} + V_{out15} = I \cdot R / 121 + 10I \cdot R / 121 + 15I \cdot R / 121 = 26I \cdot R / 121$.


(iv) Fig. 2 (d) shows the case that the digital input is 53, and the analog output voltage is $V_{out53} = V_{out10} + V_{out15} + V_{out28} = 10I \cdot R / 121 + 15I \cdot R / 121 + 28I \cdot R / 121 = 53I \cdot R / 121$.

These output voltages can be obtained by applying the superposition principle to the circuits in Figs. 2 (a)-(d).




(a) In case that the digital input is 11.

$V_{out} = (11/121) RI$.




(b) In case that the digital input is 16.

$V_{out} = (16/121) RI$.



(c) In case that the digital input is 26.

$$V_{out} = (26/121) RI.$$




(d) In case that the digital input is 53.

$$V_{out} = (53/121) RI.$$

Fig. 2. Operation of the triangular DAC.

4. SIMULATION VERIFICATION


We have performed SPICE simulation for the circuits in Fig. 2 and its simulation circuit is shown in Fig. 3 (a), where $R=1k\Omega$. The waveforms of the input current sources $I1\sim I2$ are shown in Fig. 3 (b) and the waveform of V_{out} is shown in Fig. 3 (c); we see that this simulation result confirms the operations of the circuits in Fig. 2, with $R=1k\Omega$ and $I=100\mu A$. We see that they confirm the expected operation.




(c) Output voltage (V_{out}) waveform.

Fig. 3. SPICE simulation result of the proposed triangular number weighted resistor network.


We have also simulated for the input of 16, 26, 53, 83. Their waveforms are shown in Figs. 4, 5, and 6. We see that they are as expected.



(a) Simulation circuit.




(b) Input current source waveforms.




(c) Output voltage (V_{out}) waveform.

Fig. 4 In case that the digital input is 16.


$$V_{out} = (16/121) RI.$$




(a) Simulation circuit.




(a) Simulation circuit.



(b) Input current source waveforms.




(b) Input current source waveforms.




(c) Output voltage (Vout) waveform.

Fig. 5 In case that the digital input is 26.


$$V_{out} = (26/121) RI.$$



(a) Simulation circuit.



(b) Input current source waveforms.



(c) Output voltage (Vout) waveform.

Fig. 6 In case that the digital input is 53.

$$V_{out} = (53/121) RI.$$

5. SUMMARY

We have studied the possibility of new DAC architectures using polygonal numbers. By using the polygonal number theorem, a DAC can be composed of N current sources, N switch arrays, an N-polygonal number weighted resistor

network and a decoder for N=3, 4, 5, Similar to the principle of triangular numbers, we can also obtain the calculation results and the simulation results of square numbers, pentagonal numbers, hexagonal numbers, heptagonal numbers, octagonal numbers... Discussion on their advantages and disadvantages are left for the future work.

REFERENCES

- [1] M. Hirai, S. Yamamoto, H. Arai, A. Kuwana, H. Tanimoto, Y. Gendai, H. Kobayashi, "Systematic Construction of Resistor Ladder Network for N-ary DACs", IEEE ASICON (Oct. 2019)
- [2] M. Higashino, S. N. B. Mohyar, Y. Dan, Y. Sun, A. Kuwana, H. Kobayashi, "Digital-to-Analog Converter Layout Technique and Unit Cell Sorting Algorithm for Linearity Improvement Based on Magic Square", Journal of Technology and Social Science, vol.4, no.1, pp.22-35 (Jan. 2020).
- [3] Y. Kobayashi, S. Shibuya, T. Arafune, S. Sasaki, H. Kobayashi, "SAR ADC Design Using Golden Ratio Weight Algorithm", International Symposium on Communications and Information Technologies, Nara, Japan (Oct. 2015)
- [4] G. Adhikari, R. Jiang, H. Kobayashi, "Study of Gray Code Input DAC Using MOSFETs for Glitch Reduction", IEEE 13th International Conference on Solid-State and Integrated Circuit Technology, Hangzhou, China (Oct.2016)
- [5] M. Hirai, A. Kuwana, H. Kobayashi, "Analog Signal Generator for Irrational Number Approximation Based on Number Theory", 3rd International Conference on Technology and Social Science, Kiryu, Japan (May 2019).
- [6] S. Yamamoto, M. Hirai, T. Arai, A. Kuwana, H. Kobayashi, K. Kubo, "Proposal of Ternary Resistor Network DACs", 5th Taiwan and Japan Conference on Circuits and Systems, Nikko, Tochigi, Japan (Aug. 2019).
- [7] Y. Du, X.Bai, M. Hirai, S. Yamamoto, A. Kuwana, H. Kobayashi, K. Kubo, "Digital-to-Analog Converter Architectures Based on Polygonal and Prime Numbers", 17th International SOC Design Conference, Yeosu, Korea (Oct. 2020).
- [8] M. Leonard Eugene Dickson: History of the Theory of Numbers, vol. 2, Diophantine Analysis, Dover (2005).