

Charge-Domain Folding Analog-to-Digital Converter

電荷モード折り返しLAD変換器

Xiongyan Li, Haijun Lin

Anna Kuwana, Haruo Kobayashi

Gunma University

Division of Electronics and Informatics

Xiamen Institute of Technology



OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions


OUTLINE

- **Research Background and Objective**
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions

Research Background

Importance of ADC / DAC

- Rapid development of digital electronics technology
- A natural signal is analog



Research Objective

Objective:

Development of CMOS fast and small circuit
ADC architecture.

Our Approach:

Folding ADC architecture
+
CMOS nonlinear switched capacitor circuit


OUTLINE

- Research Background and Objective
- **Conventional High-Speed ADCs**
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions

OUTLINE








- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions

3-bit Flash ADC Configuration




3-bit Flash ADC Operation

In case $V_{in} = 4.5\text{ V}$




3-bit Flash ADC Operation


In case $V_{in} = 4.5\text{ V}$



Redundant



Working effectively



Redundant

Features of Flash ADC

- Fastest ADC
- Large hardware


N-bit Flash ADC

⇒ $2^N - 1$ comparators

3-bit (N=3) case

⇒ 7 comparators

- In actual implementation, N is limited up-to 8.



OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - **Current-Domain Folding ADC**
- Proposed Charge-Domain Folding ADC
- Conclusions

Features of Folding ADC

- Fastest ADC
- Usage of analog encoding circuit

⇒ Remove “redundancy of flash ADC”

- Small hardware

N-bit folding ADC

⇒ **N** comparators

3-bit (N=3) case



⇒ **3** comparators

Gray Code

- Frank Gray at Bell Lab invented **Gray code** in 1947.
- Robust code compared to binary code.
- Often used in ADC.



FRANK GRAY and A. L. Johnsrad in television booth. Behind the glass panels at sides and top are the photo-electric cells.



グレイコード: 前後に隣接する符号間のハミング距離が必ず1


ベル研究所のフランク・グレイが1947年の特許出願書で最初に使用した。

Binary Code versus Gray Code

Decimal numbers	Binary Code	Gray Code
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000





Gray Code Output ADC

Gray code output with respect to analog input V_{in}




Current-Mode Analog Encoder for G3, G2

SPICE simulation result




Analog input V_{in}


Current-Mode Analog Encoder for G3, G2




Only one comparator for each G3, G2



Current-Mode Analog Encoder for G1




SPICE simulation result



Analog input V_{in}


Current-Mode Analog Encoder for G1



Analog encoder


Only one comparator for G1

Current-Mode Analog Encoder for G1



Gray code analog encoder

⇒ Cross-coupling of NMOS pairs



Features of Analog Encoder

Current-mode analog encoder

- Effective for hardware reduction
- Suitable for bipolar circuit,
thanks to its high current drivability
- Not suitable for CMOS circuit
(operation is slow)
due to its low current drivability

OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- **Proposed Charge-Domain Folding ADC**
- Conclusions

Consideration of CMOS Folding ADC

- CMOS circuit advantages

- MOS switch usage

- Preamplifier saturation characteristics usage






- Nonlinear switched capacitor folding circuit with CMOS





- Avoid CMOS low current drivability

Charge-Domain Folding ADC




Operation of Charge-Domain Folding ADC for G3





SPICE simulation result

G3




Analog input V_{in}

Operation of Charge-Domain Folding ADC for G2





SPICE simulation result

G2




Analog input V_{in}


Operation of Charge-Domain Folding ADC for G1



Operation of Charge-Domain Folding ADC for G1




SPICE simulation result



→
Analog input V_{in}


Preamplifier Circuit

Designed preamplifier circuit



SPICE simulation results


$V_{out+} - V_{out-}$



→
Analog input $V_{in+} - V_{in-}$


Preamplifier Circuit

Designed preamplifier circuit



SPICE simulation results




$V_{out+} - V_{out-}$






Analog input $V_{in+} - V_{in-}$

Use **saturation (nonlinearity)** for charge-domain folding circuit

Preamplifier Circuit Gain vs Parameters (1)



Preamplifier Circuit Gain vs Parameters (2)



OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- **Conclusions**

Conclusion


Charge-domain folding ADC is proposed.

- Significant hardware reduction
- Suitable for CMOS implementation
⇒ Usage of MOS switch & capacitor
- Basic circuit topology, operation and SPICE simulation results are shown.
- Detailed performance evaluation is next work.



Thank you for listening

Folding Circuit



七転八起



Q&A

- Question:
Why the proposed charge-domain folding ADC is faster ?
- Answer:
It's realization with the charge mode (switched capacitor method) is examined, and only one comparator is used for 1-bit to remove redundant operations.
So it will be faster.