

Ph. D. Dissertation Title:

 $\Delta\Sigma$ ADC Linearity Testing Technology and Floating-Point Arithmetic Algorithms with Taylor-Series Expansion

Ph. D Candidate Name:

Jiang-Lin Wei

Affiliation:

Division of Electronics and Informatics

Faculty of Science and Technology

Gunma University, Japan

Supervisor:

Prof. Haruo Kobayashi

Expected Date of Graduation:

March, 2022

Ph. D. Dissertation summary

In this dissertation, two research results related to LSI testing technologies are described. (i) One is fast integral nonlinearity (INL) testing technology of the $\Delta\Sigma$ analog-to-digital converter (ADC) with our proposed FFT method. The $\Delta\Sigma$ ADC is now widely used in sensor interface circuits of IoT systems. It is high-precision but its sampling speed is very slow so that its direct INL testing time takes very long time and then its INL testing is usually omitted at mass production shipping. However, due to the demands for low-cost-yet-highly-reliable IoT systems, its short time testing is now needed, and we have developed its solution. (ii) The second is fast floating-point algorithms for division, inverse square root, logarithm, and exponential calculations, using Tayler-series expansion with the proposed mantissa region division and conversion methods; these algorithms can be used for digital signal processing in ATE systems.

(1) $\Delta\Sigma$ AD converter test technology:

We describe a mass production testing methodology for INL of a high precision $\Delta\Sigma$ ADC in short time. We consider its INL testing by separating its analog and digital parts: $\Delta\Sigma$ AD modulator and digital filter. The digital filter can be tested with the scan-path method. For the AD modulator part, its nonlinear curve of the DC input-output characteristics can be obtained using a DC input varying with a fine step, but it takes an enormously long time; it is not practical for mass production testing. So we consider a polynomial model of the $\Delta\Sigma$ AD modulator input-output (I/O) characteristics and estimate its coefficient values from the fundamental and harmonics power by applying a cosine input and obtaining the modulator 1-bit output power spectrum with FFT. Its INL can be estimated from the coefficients accurately when the modulator I/O characteristics is continuous. Our simulation and experimental results show that significant testing time reduction can be achieved with the proposed method; in 7-sps 24-bit $\Delta\Sigma$ ADC case, its test time is reduced from 111 days to 32 seconds.

(2) Floating-point Arithmetic with Taylor-series Expansion:

We have developed floating-point digital arithmetic algorithms to deal with division, inverse square root, logarithm and exponential calculation, using Taylor-series expansion. Three methods are proposed for fast calculation with high efficiency: (i) mantissa region uniform division, (ii) mantissa region non-uniform division and (iii) mantissa region conversion. We have clarified the Taylor-series expansion calculation algorithm trade-offs among accuracy, numbers of multiplications/additions/ subtractions and LUT sizes; the designer can choose the optimal algorithm for ATE systems.



Fig. 1 Conventional $\Delta\Sigma$ ADC INL testing with all codes.



Fig. 2 Proposed FFT-based $\Delta\Sigma$ ADC INL prediction method.



Fig. 3 Obtained INL prediction with the proposed method for an actual 7-sps 24bit $\Delta\Sigma$ ADC chip.

Publications – ADC test technology

- [1] Jiang-Lin Wei, N. Kushita, K. Sato, T. Ishida, T. Okamoto, T. Ichikawa, H. Arai, L. Sha, A. Kuwana, T. Nakatani, K. Hatayama, H. Kobayashi, "Short-Time INL Testing Methodology for High-Resolution ΔΣ ADC", JMEIS, J. Mech. Elect. Intel. Syst. vol. 3, no. 2, pp.87-101, May 2020.
- [2] Jiang-Lin Wei, Nene Kushita, T. Arai, L. Sha, A. Kuwana, H. Kobayashi, T. Nakatani, K. Hatayama, K. Sato, T. Ishida, T. Okamoto, T. Ichikawa, "High-Resolution Low-Sampling-Rate ΔΣADC Linearity Short-Time Testing Algorithm", 13th IEEE International Conference on ASIC, Oct. 2019.
- [3] Jiang-Lin Wei, N. Kushita, T. Arai, Lei Sha, Anna Kuwana, Haruo Kobayashi, Takayuki Nakatani, Kazumi Hatayama, Keno Sato, Takashi Ishida, Toshiyuki Okamoto, Tamotsu

Ichikawa, "Algorithm for ΔΣADC Linearity Test in Short Time", 5th Taiwan and Japan Conference on Circuits and Systems, Aug. 2019.

- [4] Jiang-Lin Wei, N. Kushita, T. Arai, L. Sha, A. Kuwana, H. Kobayashi, T. Nakatani, K. Hatayama, K. Sato, T. Ishida, T. Okamoto, T. Ichikawa, "High-Resolution Low-Sampling-Rate ΔΣ ADC Linearity Testing Algorithm", 3rd International Conference on Technology and Social Science, May. 2019.
- [5] Jiang-Lin Wei, N. Kushita, H. Kobayashi, "Limit Cycle Suppression Technique Using Random Signal in Delta-Sigma DA Modulator", IEEE 14th International Conference on Solid-State and Integrated Circuit Technology (Nov. 2018)
- [6] Jiang-Lin Wei, N. Kushita, H. Kobayashi, "Limit Cycle Manage Using Random Signal in Delta Sigma DA Modulator", 9th International Conference on Advanced Micro-Device Engineering, Dec. 2018.
- [7] K. Sato, T. Ishida, T. Okamoto, T. Ichikawa, Jiang-Lin Wei, T. Nakatani, Y. Zhao, S. Katayama, S. Yamamoto, A. Kuwana, K. Hatayama, H. Kobayashi, "Revisit to Accurate ADC Testing with Incoherent Sampling Using Proper Sinusoidal Signal and Sampling Frequencies", 51st IEEE International Test Conference, Oct. 2021 (accepted)
- [8] K. Sato, T. Ishida, T. Okamoto, T. Ichikawa, <u>Jiang-Lin Wei</u>, N. Kushita, H. Arai, A. Kuwana, T. Nakatani, K. Hatayama, H. Kobayashi, "An FFT-based INL Prediction Methodology for Low Sampling Rate and High Resolution Analog-to-Digital Converter", IP Session 9C: Innovative Test Practices in Japan, IEEE VLSI Test Symposium, April 2019.

Publications - Floating-Point Calculation Algorithm

- [1] Jiang-Lin Wei, A. Kuwana, H. Kobayashi, K. Kubo, Y. Tanaka, "Floating-Point Inverse Square Root Algorithm Based on Taylor-Series Expansion", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 68, Issue 7, pp. 2640-2644, July. 2021.
- [2] Jiang-Lin Wei, A. Kuwana, H. Kobayashi, K. Kubo, "Divide and Conquer: Floating-Point Exponential Calculation Based on Taylor-Series Expansion", IEEE 14th International Conference on ASIC, Oct. 2021. (accepted)
- [3] Jiang-Lin Wei, A. Kuwana, H. Kobayashi, K. Kubo, Y. Tanaka, "Floating-Point Square Root Calculation Algorithm Based on Taylor-Series Expansion and Region Division", IEEE 64th International Midwest Symposium on Circuits and Systems, Aug. 2021.
- [4] Jiang-Lin Wei, A. Kuwana, H. Kobayashi, K. Kubo, Y. Tanaka, "Examination of Optimal Domain Division in Floating-Point Arithmetic Using Taylor-Series Expansion", 30th International Workshop on Post-Binary ULSI Systems, May 2021.
- [5] Jiang-Lin Wei, A. Kuwana, H. Kobayashi, K. Kubo, "Revisit to Floating-Point Division Algorithm Based on Taylor-Series Expansion", 16th IEEE Asia Pacific Conference on Circuits and Systems, Dec. 2020.